Formal verification of sequential circuits using implicit state enumeration

  • A.A. Mets

Student thesis: Master

Abstract

Date of Award31 Oct 1994
Original languageEnglish
SupervisorG.L.J.M. Janssen (Supervisor 1) & A. Kuehlmann (Supervisor 2)

Cite this

'