Abstract
| Date of Award | 31 Oct 1994 |
|---|---|
| Original language | English |
| Supervisor | G.L.J.M. Janssen (Supervisor 1) & A. Kuehlmann (Supervisor 2) |
Formal verification of sequential circuits using implicit state enumeration
Student thesis: Master