Evaluation of high level synthesis for the implementation of marker detection on FPGA

  • T.H.A. Vriends

Student thesis: Master

Abstract

Date of Award30 Nov 2011
Original languageEnglish
SupervisorHenk Corporaal (Supervisor 1) & Y. He (Supervisor 2)

Cite this

'