| Date of Award | 31 May 1983 |
|---|---|
| Original language | English |
| Supervisor | J.A.G. Jess (Supervisor 1) |
Cite this
- Standard
COMPAC : Compaction of hierarchical chip layouts based on a constraint graph method with double-sided constraints
Student thesis: Master