A reconfigurable SDRAM controller for verifiable mixed time-criticality systems

  • J.J.A. Kuijsten

Student thesis: Master

Abstract

Date of Award28 Feb 2013
Original languageEnglish
SupervisorS.L.M. Goossens (Supervisor 1) & K.B. Akesson (External coach)

Cite this

'