A hybrid processor architecture for (Ir) regular image processing on an FPGA

  • A.G. Boon

Student thesis: Master

Date of Award31 Aug 2008
Original languageEnglish
SupervisorHenk Corporaal (Supervisor 1)

Cite this

'