A converter from IDaSS design files to synthesizable VHDL

  • G.T.C.J. Hansink

Student thesis: Master

Abstract

Date of Award31 Aug 1996
Original languageEnglish
SupervisorM.P.J. Stevens (Supervisor 1) & A.C. Verschueren (Supervisor 2)

Cite this

'