Skip to main navigation
Skip to search
Skip to main content
Eindhoven University of Technology research portal Home
Help & FAQ
English
Nederlands
Home
Researchers
Research output
Organisational Units
Activities
Projects
Prizes
Press/Media
Facilities / Equipment
Datasets
Courses
Research areas
Student theses
Search by expertise, name or affiliation
2D and 3D capacitance calculations for MOS VLSI
J.H.M.M. Quint
Electrical Engineering
Student thesis
:
Master
Date of Award
31 May 1986
Original language
English
Supervisor
F.M. Klaassen (Supervisor 1)
Cite this
Standard
2D and 3D capacitance calculations for MOS VLSI
Quint, J. H. M. M. (Author).
31 May 1986
Student thesis
:
Master
Documents
full text
File
:
application/pdf, 2.99 MB
Type
:
Thesis