Abstract
Managing the power consumption of circuits and systems is challenging not only during functional operations but also during manufacturing test. In this paper, we first explain why it is important to control power consumption during test application. We will introduce the basic concepts and discuss issues arising from excessive power dissipation during test. Then, we explain how it is possible to control power consumption during test. We will provide an overview of existing structural and algorithmic solutions for power-aware testing, and we will show how low power circuits can be tested safely without affecting yield and reliability.
Original language | English |
---|---|
Title of host publication | 2012 IEEE 21st Asian Test Symposium |
Publisher | Institute of Electrical and Electronics Engineers |
Pages | 221-226 |
Number of pages | 6 |
ISBN (Electronic) | 978-0-7695-4876-0 |
ISBN (Print) | 978-1-4673-4555-2 |
DOIs | |
Publication status | Published - 31 Dec 2012 |
Externally published | Yes |
Event | 21st IEEE Asian Test Symposium (ATS 2012) - Nigata, Japan Duration: 19 Nov 2012 → 22 Nov 2012 |
Conference
Conference | 21st IEEE Asian Test Symposium (ATS 2012) |
---|---|
Country/Territory | Japan |
City | Nigata |
Period | 19/11/12 → 22/11/12 |