Time synchronization for an asynchronous embedded CAN network on a multi-processor system on chip

G.D. Breaban; S. Stuijk; K.G.W. Goossens

doi:10.1109/ISPCS.2017.8056742

Time synchronization for an asynchronous embedded CAN network on a multi-processor system on chip

G.D. Breaban, S. Stuijk, K.G.W. Goossens

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

2 Citations (Scopus)

Abstract

Distributed cyber-physical systems cover a wide range of applications such as automotive, avionic or industrial automation. These applications require a global notion of time to fullfill their timing requirements. Multi-processor system on chips (MPSOCs) are an attractive implementation option since they offer several benefits such as parallelism and power efficiency. However, MPSOCs have a Globally Asynchronous Locally Synchronous (GALS) architecture in which different processors are driven by independent clocks. Hence, to obtain a global notion of time on a MPSOC, a clock synchronization solution is required. In this paper we propose a time synchronization technique for a Controller Area Network (CAN) network implemented on an asynchronous MPSOC that offers a trade-off between HW/SW cost and time synchronization performance. We evaluate our method on a FPGA platform and show that it can achieve a minimum accuracy of 860 ns and a precision of minimum 2 μs.

Original language	English
Title of host publication	ISPCS 2017 - International IEEE Symposium on Precision Clock Synchronization for Measurement, Control, and Communication, Proceedings
Place of Publication	Piscataway
Publisher	Institute of Electrical and Electronics Engineers
Number of pages	6
ISBN (Electronic)	978-1-5090-5718-4
ISBN (Print)	978-1-5090-5719-1
DOIs	https://doi.org/10.1109/ISPCS.2017.8056742
Publication status	Published - 2 Oct 2017
Event	2017 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication (ISPCS), August 27 - September 2017, Monterey, California, USA - Monterey, United States Duration: 28 Aug 2017 → 1 Sept 2017 Conference number: 2017 http://2017.ispcs.org/

Conference

Conference	2017 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication (ISPCS), August 27 - September 2017, Monterey, California, USA
Abbreviated title	ISPCS
Country/Territory	United States
City	Monterey
Period	28/08/17 → 1/09/17
Internet address	http://2017.ispcs.org/

Access to Document

10.1109/ISPCS.2017.8056742

Cite this

Breaban, G. D., Stuijk, S., & Goossens, K. G. W. (2017). Time synchronization for an asynchronous embedded CAN network on a multi-processor system on chip. In ISPCS 2017 - International IEEE Symposium on Precision Clock Synchronization for Measurement, Control, and Communication, Proceedings [8056742] Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ISPCS.2017.8056742

@inproceedings{2396522e3875495cad25a3f0ede5c6f0,

title = "Time synchronization for an asynchronous embedded CAN network on a multi-processor system on chip",

abstract = "Distributed cyber-physical systems cover a wide range of applications such as automotive, avionic or industrial automation. These applications require a global notion of time to fullfill their timing requirements. Multi-processor system on chips (MPSOCs) are an attractive implementation option since they offer several benefits such as parallelism and power efficiency. However, MPSOCs have a Globally Asynchronous Locally Synchronous (GALS) architecture in which different processors are driven by independent clocks. Hence, to obtain a global notion of time on a MPSOC, a clock synchronization solution is required. In this paper we propose a time synchronization technique for a Controller Area Network (CAN) network implemented on an asynchronous MPSOC that offers a trade-off between HW/SW cost and time synchronization performance. We evaluate our method on a FPGA platform and show that it can achieve a minimum accuracy of 860 ns and a precision of minimum 2 μs.",

author = "G.D. Breaban and S. Stuijk and K.G.W. Goossens",

year = "2017",

month = oct,

day = "2",

doi = "10.1109/ISPCS.2017.8056742",

language = "English",

isbn = "978-1-5090-5719-1",

booktitle = "ISPCS 2017 - International IEEE Symposium on Precision Clock Synchronization for Measurement, Control, and Communication, Proceedings",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "2017 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication (ISPCS), August 27 - September 2017, Monterey, California, USA, ISPCS ; Conference date: 28-08-2017 Through 01-09-2017",

url = "http://2017.ispcs.org/",

}

Breaban, GD, Stuijk, S & Goossens, KGW 2017, Time synchronization for an asynchronous embedded CAN network on a multi-processor system on chip. in ISPCS 2017 - International IEEE Symposium on Precision Clock Synchronization for Measurement, Control, and Communication, Proceedings., 8056742, Institute of Electrical and Electronics Engineers, Piscataway, 2017 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication (ISPCS), August 27 - September 2017, Monterey, California, USA, Monterey, California, United States, 28/08/17. https://doi.org/10.1109/ISPCS.2017.8056742

Time synchronization for an asynchronous embedded CAN network on a multi-processor system on chip. / Breaban, G.D.; Stuijk, S.; Goossens, K.G.W.

ISPCS 2017 - International IEEE Symposium on Precision Clock Synchronization for Measurement, Control, and Communication, Proceedings. Piscataway : Institute of Electrical and Electronics Engineers, 2017. 8056742.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - Time synchronization for an asynchronous embedded CAN network on a multi-processor system on chip

AU - Breaban, G.D.

AU - Stuijk, S.

AU - Goossens, K.G.W.

N1 - Conference code: 2017

PY - 2017/10/2

Y1 - 2017/10/2

N2 - Distributed cyber-physical systems cover a wide range of applications such as automotive, avionic or industrial automation. These applications require a global notion of time to fullfill their timing requirements. Multi-processor system on chips (MPSOCs) are an attractive implementation option since they offer several benefits such as parallelism and power efficiency. However, MPSOCs have a Globally Asynchronous Locally Synchronous (GALS) architecture in which different processors are driven by independent clocks. Hence, to obtain a global notion of time on a MPSOC, a clock synchronization solution is required. In this paper we propose a time synchronization technique for a Controller Area Network (CAN) network implemented on an asynchronous MPSOC that offers a trade-off between HW/SW cost and time synchronization performance. We evaluate our method on a FPGA platform and show that it can achieve a minimum accuracy of 860 ns and a precision of minimum 2 μs.

AB - Distributed cyber-physical systems cover a wide range of applications such as automotive, avionic or industrial automation. These applications require a global notion of time to fullfill their timing requirements. Multi-processor system on chips (MPSOCs) are an attractive implementation option since they offer several benefits such as parallelism and power efficiency. However, MPSOCs have a Globally Asynchronous Locally Synchronous (GALS) architecture in which different processors are driven by independent clocks. Hence, to obtain a global notion of time on a MPSOC, a clock synchronization solution is required. In this paper we propose a time synchronization technique for a Controller Area Network (CAN) network implemented on an asynchronous MPSOC that offers a trade-off between HW/SW cost and time synchronization performance. We evaluate our method on a FPGA platform and show that it can achieve a minimum accuracy of 860 ns and a precision of minimum 2 μs.

UR - http://www.scopus.com/inward/record.url?scp=85034014704&partnerID=8YFLogxK

U2 - 10.1109/ISPCS.2017.8056742

DO - 10.1109/ISPCS.2017.8056742

M3 - Conference contribution

SN - 978-1-5090-5719-1

BT - ISPCS 2017 - International IEEE Symposium on Precision Clock Synchronization for Measurement, Control, and Communication, Proceedings

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

T2 - 2017 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication (ISPCS), August 27 - September 2017, Monterey, California, USA

Y2 - 28 August 2017 through 1 September 2017

ER -

Breaban GD, Stuijk S , Goossens KGW. Time synchronization for an asynchronous embedded CAN network on a multi-processor system on chip. In ISPCS 2017 - International IEEE Symposium on Precision Clock Synchronization for Measurement, Control, and Communication, Proceedings. Piscataway: Institute of Electrical and Electronics Engineers. 2017. 8056742 doi: 10.1109/ISPCS.2017.8056742

Time synchronization for an asynchronous embedded CAN network on a multi-processor system on chip

Abstract

Conference

Access to Document

Other files and links

Fingerprint

Cite this