Time Interleaved ADC mismatch error correction technique in I/Q Digital Beamforming Receivers

Pavlos Athanasiadis; Marios Neofytou; Marcello Ganzerli; Georgi I. Radulov; Kostas Doris

doi:10.1109/ISCAS51556.2021.9401645

Time Interleaved ADC mismatch error correction technique in I/Q Digital Beamforming Receivers

Pavlos Athanasiadis, Marios Neofytou, Marcello Ganzerli, Georgi I. Radulov, Kostas Doris

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

Abstract

Time-Interleaved ADCs are essential for new generation mm-wave digital beamforming receivers offering multi-GHz bandwidths for radar sensing or high data rate communication links. Timing mismatches is one of the main performance limitations of these ADCs. Especially for large beamforming arrays they can become bottleneck for system power and area when corrected with digital filtering techniques at GHz rates. This work analyzes timing errors in digital beamforming receivers and introduces a novel correction algorithm that takes advantage of the array of ADCs and the beamforming function together. The proposed algorithm suppresses significantly the impact from timing mismatches with low complexity enabling major power savings for massive digital beamforming arrays.

Original language	English
Title of host publication	2021 IEEE International Symposium on Circuits and Systems, ISCAS 2021 - Proceedings
Publisher	Institute of Electrical and Electronics Engineers
Pages	1-5
Number of pages	5
ISBN (Electronic)	978-1-7281-9201-7
ISBN (Print)	978-1-7281-9202-4
DOIs	https://doi.org/10.1109/ISCAS51556.2021.9401645
Publication status	Published - 27 Apr 2021
Event	53rd IEEE International Symposium on Circuits and Systems, ISCAS 2021 - VIRTUAL, Daegu, Korea, Republic of Duration: 22 May 2021 → 28 May 2021

Conference

Conference	53rd IEEE International Symposium on Circuits and Systems, ISCAS 2021
Country/Territory	Korea, Republic of
City	Daegu
Period	22/05/21 → 28/05/21

Keywords

digital beamforming
ADC
Time Interleave
Mismatch correction

Access to Document

10.1109/ISCAS51556.2021.9401645

Cite this

Athanasiadis, P., Neofytou, M., Ganzerli, M., Radulov, G. I., & Doris, K. (2021). Time Interleaved ADC mismatch error correction technique in I/Q Digital Beamforming Receivers. In 2021 IEEE International Symposium on Circuits and Systems, ISCAS 2021 - Proceedings (pp. 1-5). Article 9401645 Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ISCAS51556.2021.9401645

@inproceedings{6cce57cf6a224506b456c0a235d549d0,

title = "Time Interleaved ADC mismatch error correction technique in I/Q Digital Beamforming Receivers",

abstract = "Time-Interleaved ADCs are essential for new generation mm-wave digital beamforming receivers offering multi-GHz bandwidths for radar sensing or high data rate communication links. Timing mismatches is one of the main performance limitations of these ADCs. Especially for large beamforming arrays they can become bottleneck for system power and area when corrected with digital filtering techniques at GHz rates. This work analyzes timing errors in digital beamforming receivers and introduces a novel correction algorithm that takes advantage of the array of ADCs and the beamforming function together. The proposed algorithm suppresses significantly the impact from timing mismatches with low complexity enabling major power savings for massive digital beamforming arrays.",

keywords = "digital beamforming, ADC, Time Interleave, Mismatch correction",

author = "Pavlos Athanasiadis and Marios Neofytou and Marcello Ganzerli and Radulov, {Georgi I.} and Kostas Doris",

year = "2021",

month = apr,

day = "27",

doi = "10.1109/ISCAS51556.2021.9401645",

language = "English",

isbn = "978-1-7281-9202-4",

pages = "1--5",

booktitle = "2021 IEEE International Symposium on Circuits and Systems, ISCAS 2021 - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "53rd IEEE International Symposium on Circuits and Systems, ISCAS 2021 ; Conference date: 22-05-2021 Through 28-05-2021",

}

Athanasiadis, P, Neofytou, M, Ganzerli, M, Radulov, GI & Doris, K 2021, Time Interleaved ADC mismatch error correction technique in I/Q Digital Beamforming Receivers. in 2021 IEEE International Symposium on Circuits and Systems, ISCAS 2021 - Proceedings., 9401645, Institute of Electrical and Electronics Engineers, pp. 1-5, 53rd IEEE International Symposium on Circuits and Systems, ISCAS 2021, Daegu, Korea, Republic of, 22/05/21. https://doi.org/10.1109/ISCAS51556.2021.9401645

Time Interleaved ADC mismatch error correction technique in I/Q Digital Beamforming Receivers. / Athanasiadis, Pavlos; Neofytou, Marios; Ganzerli, Marcello et al.
2021 IEEE International Symposium on Circuits and Systems, ISCAS 2021 - Proceedings. Institute of Electrical and Electronics Engineers, 2021. p. 1-5 9401645.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - Time Interleaved ADC mismatch error correction technique in I/Q Digital Beamforming Receivers

AU - Athanasiadis, Pavlos

AU - Neofytou, Marios

AU - Ganzerli, Marcello

AU - Radulov, Georgi I.

AU - Doris, Kostas

PY - 2021/4/27

Y1 - 2021/4/27

N2 - Time-Interleaved ADCs are essential for new generation mm-wave digital beamforming receivers offering multi-GHz bandwidths for radar sensing or high data rate communication links. Timing mismatches is one of the main performance limitations of these ADCs. Especially for large beamforming arrays they can become bottleneck for system power and area when corrected with digital filtering techniques at GHz rates. This work analyzes timing errors in digital beamforming receivers and introduces a novel correction algorithm that takes advantage of the array of ADCs and the beamforming function together. The proposed algorithm suppresses significantly the impact from timing mismatches with low complexity enabling major power savings for massive digital beamforming arrays.

AB - Time-Interleaved ADCs are essential for new generation mm-wave digital beamforming receivers offering multi-GHz bandwidths for radar sensing or high data rate communication links. Timing mismatches is one of the main performance limitations of these ADCs. Especially for large beamforming arrays they can become bottleneck for system power and area when corrected with digital filtering techniques at GHz rates. This work analyzes timing errors in digital beamforming receivers and introduces a novel correction algorithm that takes advantage of the array of ADCs and the beamforming function together. The proposed algorithm suppresses significantly the impact from timing mismatches with low complexity enabling major power savings for massive digital beamforming arrays.

KW - digital beamforming

KW - ADC

KW - Time Interleave

KW - Mismatch correction

UR - https://ieeexplore.ieee.org/document/9401645

UR - http://www.scopus.com/inward/record.url?scp=85109042766&partnerID=8YFLogxK

U2 - 10.1109/ISCAS51556.2021.9401645

DO - 10.1109/ISCAS51556.2021.9401645

M3 - Conference contribution

SN - 978-1-7281-9202-4

SP - 1

EP - 5

BT - 2021 IEEE International Symposium on Circuits and Systems, ISCAS 2021 - Proceedings

PB - Institute of Electrical and Electronics Engineers

T2 - 53rd IEEE International Symposium on Circuits and Systems, ISCAS 2021

Y2 - 22 May 2021 through 28 May 2021

ER -

Time Interleaved ADC mismatch error correction technique in I/Q Digital Beamforming Receivers

Abstract

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this