Skip to main navigation Skip to search Skip to main content

The impact of scaling on hot-carrier degradation and supply voltage of deep-submicron NMOS transistors

  • P. Woerlee
  • , P. Damink
  • , M. Van Dort
  • , C. Juffermans
  • , C. De Kort
  • , H. Lifka
  • , W. Manders
  • , G. Paulzen
  • , H. Pomp
  • , J. Slotboom
  • , G. Streutker
  • , R. Woltjer

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

Abstract

An experimental study of hot carrier degradation and power supply voltage scaling of deep-submicron NMOS devices is presented. Devices were optimized for processes with design rule between 2 μ m and 0.17 μ m. Charge pumping measurements showed that the lifetime based on interface state generation in the devices was determined only by Isub/Id and the drain current. It did not depend on gate length, oxide thickness, and substrate doping. The lifetime (determined by shifts in the maximum linear transconductance) of the devices with minimum gate length of different processes fall on a single life in plots of tau Id versus Isub/Id. This behavior can be explained by the impact of interface damage on the transistor parameters of these devices. Light emission spectra and device simulation showed that nonlocal carrier heating becomes important for devices from deep-submicron processes. As a result the power supply voltage is almost independent of design rule for the deep-submicron process (Vdd<or=2.5 V).

Original languageEnglish
Title of host publicationInternational Electron Devices Meeting 1991, IEDM 1991
PublisherInstitute of Electrical and Electronics Engineers
Pages537-540
Number of pages4
ISBN (Print)0780302435
DOIs
Publication statusPublished - 1 Jan 1991
Externally publishedYes
Event1991 IEEE International Electron Devices Meeting, IEDM 1991 - Washington, United States
Duration: 8 Dec 1991 → 11 Dec 1991

Conference

Conference1991 IEEE International Electron Devices Meeting, IEDM 1991
Country/TerritoryUnited States
CityWashington
Period8/12/91 → 11/12/91

Keywords

  • Charge measurement
  • Charge pumps
  • Current measurement
  • Degradation
  • Design optimization
  • Hot carriers
  • MOS devices
  • Power supplies
  • Process design
  • Voltage

Fingerprint

Dive into the research topics of 'The impact of scaling on hot-carrier degradation and supply voltage of deep-submicron NMOS transistors'. Together they form a unique fingerprint.

Cite this