System-level testability of hardware/software systems

H.P.E. Vranken; M.P.J. Stevens; M.T.M. Segers; J.H.M.M. van Rhee

doi:10.1109/TEST.1994.527945

System-level testability of hardware/software systems

H.P.E. Vranken, M.P.J. Stevens, M.T.M. Segers, J.H.M.M. van Rhee

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

3 Downloads (Pure)

Abstract

As modern digital hardware/software systems become more complex, the testing of these systems throughout their entire system life cycle, including design verification, production testing, and field testing, becomes a severe problem. In this paper a structured approach is presented to solve the problems of system-level testability. A strategy towards design for system-level testability is introduced, which consists of partitioning the system specification into testable parts, and inserting implementation-independent test functionality in the specification. Incorporating these test requirements in the hardware/software implementation will considerably improve system-level testability. The design and implementation of a traffic-lights control system is presented as an example to illustrate the benefits of this approach

Original language	English
Title of host publication	Proc. International Test Conference 1994, Washington, DC, 2-6 October 1994
Place of Publication	New York
Publisher	Institute of Electrical and Electronics Engineers
Pages	134-142
ISBN (Print)	0-7803-2102-2
DOIs	https://doi.org/10.1109/TEST.1994.527945
Publication status	Published - 1994
Event	1994 International Test Conference (ITC 1994) - Washington, United States Duration: 2 Oct 1994 → 6 Oct 1994

Conference

Conference	1994 International Test Conference (ITC 1994)
Abbreviated title	ITC 1994
Country/Territory	United States
City	Washington
Period	2/10/94 → 6/10/94

Access to Document

10.1109/TEST.1994.527945

Cite this

@inproceedings{63323b2a6aae4771bb56b7b37fd36c7c,

title = "System-level testability of hardware/software systems",

abstract = "As modern digital hardware/software systems become more complex, the testing of these systems throughout their entire system life cycle, including design verification, production testing, and field testing, becomes a severe problem. In this paper a structured approach is presented to solve the problems of system-level testability. A strategy towards design for system-level testability is introduced, which consists of partitioning the system specification into testable parts, and inserting implementation-independent test functionality in the specification. Incorporating these test requirements in the hardware/software implementation will considerably improve system-level testability. The design and implementation of a traffic-lights control system is presented as an example to illustrate the benefits of this approach",

author = "H.P.E. Vranken and M.P.J. Stevens and M.T.M. Segers and \{van Rhee\}, J.H.M.M.",

year = "1994",

doi = "10.1109/TEST.1994.527945",

language = "English",

isbn = "0-7803-2102-2",

pages = "134--142",

booktitle = "Proc. International Test Conference 1994, Washington, DC, 2-6 October 1994",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "1994 International Test Conference (ITC 1994), ITC 1994 ; Conference date: 02-10-1994 Through 06-10-1994",

}

Vranken, HPE, Stevens, MPJ, Segers, MTM & van Rhee, JHMM 1994, System-level testability of hardware/software systems. in Proc. International Test Conference 1994, Washington, DC, 2-6 October 1994. Institute of Electrical and Electronics Engineers, New York, pp. 134-142, 1994 International Test Conference (ITC 1994), Washington, District of Columbia, United States, 2/10/94. https://doi.org/10.1109/TEST.1994.527945

System-level testability of hardware/software systems. / Vranken, H.P.E.; Stevens, M.P.J.; Segers, M.T.M. et al.
Proc. International Test Conference 1994, Washington, DC, 2-6 October 1994. New York: Institute of Electrical and Electronics Engineers, 1994. p. 134-142.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - System-level testability of hardware/software systems

AU - Vranken, H.P.E.

AU - Stevens, M.P.J.

AU - Segers, M.T.M.

AU - van Rhee, J.H.M.M.

PY - 1994

Y1 - 1994

N2 - As modern digital hardware/software systems become more complex, the testing of these systems throughout their entire system life cycle, including design verification, production testing, and field testing, becomes a severe problem. In this paper a structured approach is presented to solve the problems of system-level testability. A strategy towards design for system-level testability is introduced, which consists of partitioning the system specification into testable parts, and inserting implementation-independent test functionality in the specification. Incorporating these test requirements in the hardware/software implementation will considerably improve system-level testability. The design and implementation of a traffic-lights control system is presented as an example to illustrate the benefits of this approach

AB - As modern digital hardware/software systems become more complex, the testing of these systems throughout their entire system life cycle, including design verification, production testing, and field testing, becomes a severe problem. In this paper a structured approach is presented to solve the problems of system-level testability. A strategy towards design for system-level testability is introduced, which consists of partitioning the system specification into testable parts, and inserting implementation-independent test functionality in the specification. Incorporating these test requirements in the hardware/software implementation will considerably improve system-level testability. The design and implementation of a traffic-lights control system is presented as an example to illustrate the benefits of this approach

U2 - 10.1109/TEST.1994.527945

DO - 10.1109/TEST.1994.527945

M3 - Conference contribution

SN - 0-7803-2102-2

SP - 134

EP - 142

BT - Proc. International Test Conference 1994, Washington, DC, 2-6 October 1994

PB - Institute of Electrical and Electronics Engineers

CY - New York

T2 - 1994 International Test Conference (ITC 1994)

Y2 - 2 October 1994 through 6 October 1994

ER -

System-level testability of hardware/software systems

Abstract

Conference

Access to Document

Fingerprint

Cite this