Switched-capacitor power-converter topology overview and performance comparison

R. Karadi, G.V. Piqué, H.J. Bergveld

Research output: Chapter in Book/Report/Conference proceedingChapterAcademicpeer-review

2 Citations (Scopus)
2 Downloads (Pure)

Abstract

Switched-capacitor power converters are interesting candidates to realize integrated power converters with acceptable power efficiencies. Depending on the input and output voltage ranges to be accommodated at a desired efficiency, certain voltage conversion ratio(s) need(s) to be implemented. Though the theoretical minimum number of floating capacitors to realize a desired voltage conversion ratio is known, how to actually synthesize the corresponding topologies and what impact these topologies have on circuit performance is less trivial. Besides two-clock-phase topologies, multiple-clock-phase topologies have recently been introduced. This paper gives an overview of various methods to implement desired voltage conversion ratios with two or multiple clock phases and compares their performance under given boundary conditions.
Original languageEnglish
Title of host publicationWideband continuous-time ΣΔ ADCs, automotive electronics, and power management: Advances in Analog Circuit Design 2016: part III
EditorsA Baschirotto, P. Harpe, K.A.A. Makinwa
PublisherSpringer
Pages239-261
ISBN (Electronic)978-3-319-41670-0
ISBN (Print)978-3-319-41669-4
DOIs
Publication statusPublished - 2016

Fingerprint Dive into the research topics of 'Switched-capacitor power-converter topology overview and performance comparison'. Together they form a unique fingerprint.

Cite this