Standard cell based memory compiler for near/sub-threshold operation

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Abstract

Voltage scaling to near/sub-threshold region is commonly used to achieve energy-efficient operation in digital circuits. However, the voltage-scaling potential of traditional 6T SRAM memories is limited by reliability problems. For small size memories, designers tend to a use latch/flip-flop based register file which brings relatively high area overhead, high delay penalty, and power overhead. In this work, a standard-cell based memory (SCM) compiler is presented to automatically generate a 12T OAI based SCM for multiple CMOS technologies operating in near/sub-threshold region. The SCM compiler utilizes Python-MyHDL for RTL and constraint generation. The timing and floor-plan constraints are generated based on user specified technology, memory size, and memory shape inputs. The power, area, energy per access, read delay, and write delays are evaluated for the generated memories of different sizes and shapes. The proposed 12T OAI based SCM achieves average speed-up of 28%/39% in write delay and average speed-up of 25%/19% in read delay when compared to D-latch/flip-flop based memories in a 28-nm FDSOI technology. Furthermore, 41% reduction in energy per access and 33% area saving are obtained, compared to a recently published SCM design in 40-nm CMOS technology [1].

Original languageEnglish
Title of host publicationICECS 2020 - 27th IEEE International Conference on Electronics, Circuits and Systems, Proceedings
PublisherInstitute of Electrical and Electronics Engineers
Number of pages4
ISBN (Electronic)978-1-7281-6044-3
DOIs
Publication statusPublished - 23 Nov 2020
Event27th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2020 - Glasgow, United Kingdom
Duration: 23 Nov 202025 Nov 2020

Conference

Conference27th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2020
CountryUnited Kingdom
CityGlasgow
Period23/11/2025/11/20

Keywords

  • CMOS
  • Memory compiler
  • RAM
  • Standard cell
  • Synthesis

Fingerprint Dive into the research topics of 'Standard cell based memory compiler for near/sub-threshold operation'. Together they form a unique fingerprint.

Cite this