Single memory with multiple shift register functionality

S. Sawitzki (Inventor), C.H. Berkel, van (Inventor)

Research output: PatentPatent publication

29 Downloads (Pure)

Abstract

The present invention relates to a memory device comprising a memory (EM) having at least two predetermined register memory sections addressable by respective address ranges AS1-ASz) and at least one access port (P1-PZ) for providing access to said memory (EM). Furthermore, access control means (A) are provided for addressing said memory (EM) so as to operate said register memory sections as shift registers and to map shift register accesses of the at least one access port (P1 to PZ) to predetermined addresses in the global address space of the memory (EM). In this way, it is possible to combine a plurality of FIFO memories in a single addressable memory device. This implementation is favourable in view of power consumption and area. Furthermore, by introducing a buffer memory, a multi-port memory device can be replaced by a single-port memory device of the same capacity. This advanced implementation also provides a reduced cycle and access time.
Original languageEnglish
Patent numberUS7774573
Publication statusPublished - 10 Aug 2010

Fingerprint

Shift registers
Data storage equipment
Patents and inventions
Access control
Electric power utilization

Cite this

@misc{f77c73ae666e45b7acf375b2751f1b24,
title = "Single memory with multiple shift register functionality",
abstract = "The present invention relates to a memory device comprising a memory (EM) having at least two predetermined register memory sections addressable by respective address ranges AS1-ASz) and at least one access port (P1-PZ) for providing access to said memory (EM). Furthermore, access control means (A) are provided for addressing said memory (EM) so as to operate said register memory sections as shift registers and to map shift register accesses of the at least one access port (P1 to PZ) to predetermined addresses in the global address space of the memory (EM). In this way, it is possible to combine a plurality of FIFO memories in a single addressable memory device. This implementation is favourable in view of power consumption and area. Furthermore, by introducing a buffer memory, a multi-port memory device can be replaced by a single-port memory device of the same capacity. This advanced implementation also provides a reduced cycle and access time.",
author = "S. Sawitzki and {Berkel, van}, C.H.",
year = "2010",
month = "8",
day = "10",
language = "English",
type = "Patent",
note = "US7774573",

}

Single memory with multiple shift register functionality. / Sawitzki, S. (Inventor); Berkel, van, C.H. (Inventor).

Patent No.: US7774573.

Research output: PatentPatent publication

TY - PAT

T1 - Single memory with multiple shift register functionality

AU - Sawitzki, S.

AU - Berkel, van, C.H.

PY - 2010/8/10

Y1 - 2010/8/10

N2 - The present invention relates to a memory device comprising a memory (EM) having at least two predetermined register memory sections addressable by respective address ranges AS1-ASz) and at least one access port (P1-PZ) for providing access to said memory (EM). Furthermore, access control means (A) are provided for addressing said memory (EM) so as to operate said register memory sections as shift registers and to map shift register accesses of the at least one access port (P1 to PZ) to predetermined addresses in the global address space of the memory (EM). In this way, it is possible to combine a plurality of FIFO memories in a single addressable memory device. This implementation is favourable in view of power consumption and area. Furthermore, by introducing a buffer memory, a multi-port memory device can be replaced by a single-port memory device of the same capacity. This advanced implementation also provides a reduced cycle and access time.

AB - The present invention relates to a memory device comprising a memory (EM) having at least two predetermined register memory sections addressable by respective address ranges AS1-ASz) and at least one access port (P1-PZ) for providing access to said memory (EM). Furthermore, access control means (A) are provided for addressing said memory (EM) so as to operate said register memory sections as shift registers and to map shift register accesses of the at least one access port (P1 to PZ) to predetermined addresses in the global address space of the memory (EM). In this way, it is possible to combine a plurality of FIFO memories in a single addressable memory device. This implementation is favourable in view of power consumption and area. Furthermore, by introducing a buffer memory, a multi-port memory device can be replaced by a single-port memory device of the same capacity. This advanced implementation also provides a reduced cycle and access time.

UR - http://v3.espacenet.com/publicationDetails/biblio?CC=US&NR=7774573B2&KC=B2&FT=D&date=20100810&DB=EPODOC&locale=en_gb

M3 - Patent publication

M1 - US7774573

ER -

Sawitzki S, Berkel, van CH, inventors. Single memory with multiple shift register functionality. US7774573. 2010 Aug 10.