Single memory with multiple shift register functionality

S. Sawitzki (Inventor), C.H. Berkel, van (Inventor)

Research output: PatentPatent publication

52 Downloads (Pure)


The present invention relates to a memory device comprising a memory (EM) having at least two predetermined register memory sections addressable by respective address ranges AS1-ASz) and at least one access port (P1-PZ) for providing access to said memory (EM). Furthermore, access control means (A) are provided for addressing said memory (EM) so as to operate said register memory sections as shift registers and to map shift register accesses of the at least one access port (P1 to PZ) to predetermined addresses in the global address space of the memory (EM). In this way, it is possible to combine a plurality of FIFO memories in a single addressable memory device. This implementation is favourable in view of power consumption and area. Furthermore, by introducing a buffer memory, a multi-port memory device can be replaced by a single-port memory device of the same capacity. This advanced implementation also provides a reduced cycle and access time.
Original languageEnglish
Patent numberUS7774573
Publication statusPublished - 10 Aug 2010


Dive into the research topics of 'Single memory with multiple shift register functionality'. Together they form a unique fingerprint.

Cite this