Abstract
Feedback control applications are robust to occasional deadline misses. This opens up the possibility of saving scarce (computation and communication) resources on embedded platforms. Stability and performance requirements of a control loop impose restrictions on acceptable patterns of deadline misses (e.g., not too many misses in a row). Such requirements are captured by (m,k)-firmness conditions. That is, at least m control computation jobs must meet deadlines in any k consecutive jobs. (m,k)-firm design requires (i) representation of stability and performance requirements in terms of (m,k)-firm deadlines (ii) controller synthesis taking into account the (m,k)-firmness parameters (iii) schedule analysis to verify guarantees on meeting the firmness conditions. We present a co-synthesis framework for these three design components and illustrate its applicability with examples.
Original language | English |
---|---|
Title of host publication | 2018 IEEE 24th International Symposium on On-Line Testing and Robust System Design, IOLTS 2018 |
Editors | Mihalis Maniatakos, Dan Alexandrescu, Dimitris Gizopoulos, Panagiota Papavramidou |
Publisher | Institute of Electrical and Electronics Engineers |
Pages | 127-130 |
Number of pages | 4 |
ISBN (Electronic) | 9781538659922 |
DOIs | |
Publication status | Published - 26 Sept 2018 |
Event | 24th IEEE International Symposium on On-Line Testing and Robust System Design, (IOLTS2018) - Platja D'Aro, Spain Duration: 2 Jul 2018 → 4 Jul 2018 http://tima.univ-grenoble-alpes.fr/conferences/iolts/iolts18/ |
Conference
Conference | 24th IEEE International Symposium on On-Line Testing and Robust System Design, (IOLTS2018) |
---|---|
Abbreviated title | IOLTS2018 |
Country/Territory | Spain |
City | Platja D'Aro |
Period | 2/07/18 → 4/07/18 |
Internet address |