Reduction of large resistor networks

J. Rommes, P.T.J. Lenaers, W.H.A. Schilders

Research output: Book/ReportReportAcademic

260 Downloads (Pure)

Abstract

Electro Static Discharge (ESD) analysis is of vital importance during the design of large-scale integrated circuits, since it gives insight in how well the interconnect can handle unintended peak charges. Due to the increasing amount of interconnect and metal layers, ESD analysis may become very time consuming or even unfeasible. We propose an algorithm for the reduction of large resistor networks, that typically arise during ESD, to much smaller equivalent networks. Experiments show reduction and speed-ups up to a factor 10.
Original languageEnglish
Place of PublicationEindhoven
PublisherTechnische Universiteit Eindhoven
Number of pages8
Publication statusPublished - 2009

Publication series

NameCASA-report
Volume0938
ISSN (Print)0926-4507

Fingerprint Dive into the research topics of 'Reduction of large resistor networks'. Together they form a unique fingerprint.

Cite this