Re-enactment simulation for buffer size optimization in semiconductor back-end production

Jelle Adan; Stephan Sneijders; Alp Akcay; Ivo J.B.F. Adan

doi:10.1109/WSC.2018.8632251

Re-enactment simulation for buffer size optimization in semiconductor back-end production

Jelle Adan, Stephan Sneijders, Alp Akcay, Ivo J.B.F. Adan

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

1 Citation (Scopus)

2 Downloads (Pure)

Abstract

In this work, we propose a re-enactment simulation-based optimization method to determine the minimal total buffer capacity in an assembly line required to meet a target throughput. A distinguishing feature is the use of real-time event traces, in a fast fluid flow simulation model. Employing real-time event traces avoids the necessity to make restrictive modeling assumptions. The fluid simulation is combined with a multi start search algorithm. To demonstrate its effectiveness, the method is applied to a real-world use case in lead frame based semiconductor back-end manufacturing. This use case considers an assembly line consisting of six machines, for which the proposed method determines optimal buffer size configurations within several minutes of computational time.

Original language	English
Title of host publication	WSC 2018 - 2018 Winter Simulation Conference
Subtitle of host publication	Simulation for a Noble Cause
Editors	M. Rabe, A.A. Juan, N. Mustafee, A. Skoogh, S. Jain, B. Johansson
Place of Publication	Piscataway
Publisher	Institute of Electrical and Electronics Engineers
Pages	3432-3440
Number of pages	9
ISBN (Electronic)	9781538665725
DOIs	https://doi.org/10.1109/WSC.2018.8632251
Publication status	Published - 31 Jan 2019
Event	2018 Winter Simulation Conference, WSC 2018 - Gothenburg, Sweden Duration: 9 Dec 2018 → 12 Dec 2018

Conference

Conference	2018 Winter Simulation Conference, WSC 2018
Abbreviated title	WSC 2018
Country	Sweden
City	Gothenburg
Period	9/12/18 → 12/12/18

Access to Document

10.1109/WSC.2018.8632251

Link to publication in Scopus

Fingerprint Dive into the research topics of 'Re-enactment simulation for buffer size optimization in semiconductor back-end production'. Together they form a unique fingerprint.

Cite this

Adan, J., Sneijders, S., Akcay, A., & Adan, I. J. B. F. (2019). Re-enactment simulation for buffer size optimization in semiconductor back-end production. In M. Rabe, A. A. Juan, N. Mustafee, A. Skoogh, S. Jain, & B. Johansson (Eds.), WSC 2018 - 2018 Winter Simulation Conference: Simulation for a Noble Cause (pp. 3432-3440). [8632251] Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/WSC.2018.8632251

Adan, Jelle ; Sneijders, Stephan ; Akcay, Alp ; Adan, Ivo J.B.F. / Re-enactment simulation for buffer size optimization in semiconductor back-end production. WSC 2018 - 2018 Winter Simulation Conference: Simulation for a Noble Cause. editor / M. Rabe ; A.A. Juan ; N. Mustafee ; A. Skoogh ; S. Jain ; B. Johansson. Piscataway : Institute of Electrical and Electronics Engineers, 2019. pp. 3432-3440

@inproceedings{44e6ea53258147b49f5c19965a3d92ff,

title = "Re-enactment simulation for buffer size optimization in semiconductor back-end production",

abstract = "In this work, we propose a re-enactment simulation-based optimization method to determine the minimal total buffer capacity in an assembly line required to meet a target throughput. A distinguishing feature is the use of real-time event traces, in a fast fluid flow simulation model. Employing real-time event traces avoids the necessity to make restrictive modeling assumptions. The fluid simulation is combined with a multi start search algorithm. To demonstrate its effectiveness, the method is applied to a real-world use case in lead frame based semiconductor back-end manufacturing. This use case considers an assembly line consisting of six machines, for which the proposed method determines optimal buffer size configurations within several minutes of computational time.",

author = "Jelle Adan and Stephan Sneijders and Alp Akcay and Adan, {Ivo J.B.F.}",

year = "2019",

month = jan,

day = "31",

doi = "10.1109/WSC.2018.8632251",

language = "English",

pages = "3432--3440",

editor = "M. Rabe and A.A. Juan and N. Mustafee and A. Skoogh and S. Jain and B. Johansson",

booktitle = "WSC 2018 - 2018 Winter Simulation Conference",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "2018 Winter Simulation Conference, WSC 2018, WSC 2018 ; Conference date: 09-12-2018 Through 12-12-2018",

}

Adan, J, Sneijders, S, Akcay, A & Adan, IJBF 2019, Re-enactment simulation for buffer size optimization in semiconductor back-end production. in M Rabe, AA Juan, N Mustafee, A Skoogh, S Jain & B Johansson (eds), WSC 2018 - 2018 Winter Simulation Conference: Simulation for a Noble Cause., 8632251, Institute of Electrical and Electronics Engineers, Piscataway, pp. 3432-3440, 2018 Winter Simulation Conference, WSC 2018, Gothenburg, Sweden, 9/12/18. https://doi.org/10.1109/WSC.2018.8632251

Re-enactment simulation for buffer size optimization in semiconductor back-end production. / Adan, Jelle; Sneijders, Stephan; Akcay, Alp ; Adan, Ivo J.B.F.

WSC 2018 - 2018 Winter Simulation Conference: Simulation for a Noble Cause. ed. / M. Rabe; A.A. Juan; N. Mustafee; A. Skoogh; S. Jain; B. Johansson. Piscataway : Institute of Electrical and Electronics Engineers, 2019. p. 3432-3440 8632251.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - Re-enactment simulation for buffer size optimization in semiconductor back-end production

AU - Adan, Jelle

AU - Sneijders, Stephan

AU - Akcay, Alp

AU - Adan, Ivo J.B.F.

PY - 2019/1/31

Y1 - 2019/1/31

N2 - In this work, we propose a re-enactment simulation-based optimization method to determine the minimal total buffer capacity in an assembly line required to meet a target throughput. A distinguishing feature is the use of real-time event traces, in a fast fluid flow simulation model. Employing real-time event traces avoids the necessity to make restrictive modeling assumptions. The fluid simulation is combined with a multi start search algorithm. To demonstrate its effectiveness, the method is applied to a real-world use case in lead frame based semiconductor back-end manufacturing. This use case considers an assembly line consisting of six machines, for which the proposed method determines optimal buffer size configurations within several minutes of computational time.

AB - In this work, we propose a re-enactment simulation-based optimization method to determine the minimal total buffer capacity in an assembly line required to meet a target throughput. A distinguishing feature is the use of real-time event traces, in a fast fluid flow simulation model. Employing real-time event traces avoids the necessity to make restrictive modeling assumptions. The fluid simulation is combined with a multi start search algorithm. To demonstrate its effectiveness, the method is applied to a real-world use case in lead frame based semiconductor back-end manufacturing. This use case considers an assembly line consisting of six machines, for which the proposed method determines optimal buffer size configurations within several minutes of computational time.

UR - http://www.scopus.com/inward/record.url?scp=85062595310&partnerID=8YFLogxK

U2 - 10.1109/WSC.2018.8632251

DO - 10.1109/WSC.2018.8632251

M3 - Conference contribution

AN - SCOPUS:85062595310

SP - 3432

EP - 3440

BT - WSC 2018 - 2018 Winter Simulation Conference

A2 - Rabe, M.

A2 - Juan, A.A.

A2 - Mustafee, N.

A2 - Skoogh, A.

A2 - Jain, S.

A2 - Johansson, B.

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

T2 - 2018 Winter Simulation Conference, WSC 2018

Y2 - 9 December 2018 through 12 December 2018

ER -

Adan J, Sneijders S, Akcay A , Adan IJBF. Re-enactment simulation for buffer size optimization in semiconductor back-end production. In Rabe M, Juan AA, Mustafee N, Skoogh A, Jain S, Johansson B, editors, WSC 2018 - 2018 Winter Simulation Conference: Simulation for a Noble Cause. Piscataway: Institute of Electrical and Electronics Engineers. 2019. p. 3432-3440. 8632251 https://doi.org/10.1109/WSC.2018.8632251