Power optimization of high-resolution low-bandwidth SC ΔΣ modulators

S. Porrazzo, F. Cannillo, C. Van Hoof, E. Cantatore, A.H.M. Roermund, van

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

1 Downloads (Pure)


This paper presents a procedure for the power-optimal design of high-resolution low-bandwidth switched-capacitor (SC) ¿S modulators (¿SMs). The most power efficient ¿S architecture is identified among single-loop switched-capacitor (SC) feedback (FB) and feed-forward (FF) topologies with different loop order N, oversampling ratio OSR, and quantizer resolution B. Based on the results obtained, an experimental prototype is implemented in a 0.18µm CMOS process, achieving a signal-to-noise ratio (SNR) of 95 dB over a signal bandwidth fBW of 10 kHz. The prototype operates with a 1.28MHz sampling rate and dissipates a total power of 210uW from a 1.8V supply.
Original languageEnglish
Title of host publicationProceedings of the 2011 International Workshop on ADC Modelling, Testing and Data Converter Analysis and Design and IEEE 2011 ADC Forum, 30 June - 1 July 2011, Orvieto, Italy
EditorsK. Havrilla
Publication statusPublished - 2011


Dive into the research topics of 'Power optimization of high-resolution low-bandwidth SC ΔΣ modulators'. Together they form a unique fingerprint.

Cite this