Abstract
A technology to fabricate polymeric integrated circuits on 150-mm foils is presented. The technology is demonstrated with functional code generators. The integration level is about 700 transistors. The yield of the circuits has been measured as function of the complexity and has been correlated with intrinsic noise margin of the logic gates.
Original language | English |
---|---|
Title of host publication | 2002 IEEE International Devices Meeting (IEDM) |
Place of Publication | Piscataway |
Publisher | Institute of Electrical and Electronics Engineers |
Pages | 293-296 |
Number of pages | 4 |
ISBN (Print) | 0-7803-7462-2 |
DOIs | |
Publication status | Published - 1 Dec 2002 |
Externally published | Yes |
Event | 2002 IEEE International Electron Devices Meeting, IEDM 2002 - San Francisco, United States Duration: 8 Dec 2002 → 11 Dec 2002 |
Conference
Conference | 2002 IEEE International Electron Devices Meeting, IEDM 2002 |
---|---|
Country/Territory | United States |
City | San Francisco |
Period | 8/12/02 → 11/12/02 |