Phase noise in frequency divider circuits

M. Apostolidou, P.G.M. Baltus, C.S. Vaucher

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

8 Citations (Scopus)
607 Downloads (Pure)

Abstract

We identify limitations of the models for phase noise in frequency dividers by Egan and by Phillips and present a new model applicable to both high frequency and low power frequency divider design. Further, we design both synchronous and asynchronous frequency divider test chips that allow us to observe experimentally the effects of noise accumulation, sampling frequency and biasing conditions on the total phase noise performance of frequency dividers. We use our measurements to validate the simulated values obtained by time domain phase noise analysis offered by the commercial simulator Spectre RF. The measured data show good agreement with the simulation results
Original languageEnglish
Title of host publicationProceedings of 2008 IEEE International Symposium on Circuits and Systems : Seattle, WA, 18 - 21 May 2008
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages2538-2541
ISBN (Print)978-1-4244-1683-7
DOIs
Publication statusPublished - 2008

Fingerprint

Phase noise
Networks (circuits)
Simulators
Sampling

Cite this

Apostolidou, M., Baltus, P. G. M., & Vaucher, C. S. (2008). Phase noise in frequency divider circuits. In Proceedings of 2008 IEEE International Symposium on Circuits and Systems : Seattle, WA, 18 - 21 May 2008 (pp. 2538-2541). Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ISCAS.2008.4541973
Apostolidou, M. ; Baltus, P.G.M. ; Vaucher, C.S. / Phase noise in frequency divider circuits. Proceedings of 2008 IEEE International Symposium on Circuits and Systems : Seattle, WA, 18 - 21 May 2008. Piscataway : Institute of Electrical and Electronics Engineers, 2008. pp. 2538-2541
@inproceedings{e2bcdb1cd1994ea1bac0711253da0f3a,
title = "Phase noise in frequency divider circuits",
abstract = "We identify limitations of the models for phase noise in frequency dividers by Egan and by Phillips and present a new model applicable to both high frequency and low power frequency divider design. Further, we design both synchronous and asynchronous frequency divider test chips that allow us to observe experimentally the effects of noise accumulation, sampling frequency and biasing conditions on the total phase noise performance of frequency dividers. We use our measurements to validate the simulated values obtained by time domain phase noise analysis offered by the commercial simulator Spectre RF. The measured data show good agreement with the simulation results",
author = "M. Apostolidou and P.G.M. Baltus and C.S. Vaucher",
year = "2008",
doi = "10.1109/ISCAS.2008.4541973",
language = "English",
isbn = "978-1-4244-1683-7",
pages = "2538--2541",
booktitle = "Proceedings of 2008 IEEE International Symposium on Circuits and Systems : Seattle, WA, 18 - 21 May 2008",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

Apostolidou, M, Baltus, PGM & Vaucher, CS 2008, Phase noise in frequency divider circuits. in Proceedings of 2008 IEEE International Symposium on Circuits and Systems : Seattle, WA, 18 - 21 May 2008. Institute of Electrical and Electronics Engineers, Piscataway, pp. 2538-2541. https://doi.org/10.1109/ISCAS.2008.4541973

Phase noise in frequency divider circuits. / Apostolidou, M.; Baltus, P.G.M.; Vaucher, C.S.

Proceedings of 2008 IEEE International Symposium on Circuits and Systems : Seattle, WA, 18 - 21 May 2008. Piscataway : Institute of Electrical and Electronics Engineers, 2008. p. 2538-2541.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - Phase noise in frequency divider circuits

AU - Apostolidou, M.

AU - Baltus, P.G.M.

AU - Vaucher, C.S.

PY - 2008

Y1 - 2008

N2 - We identify limitations of the models for phase noise in frequency dividers by Egan and by Phillips and present a new model applicable to both high frequency and low power frequency divider design. Further, we design both synchronous and asynchronous frequency divider test chips that allow us to observe experimentally the effects of noise accumulation, sampling frequency and biasing conditions on the total phase noise performance of frequency dividers. We use our measurements to validate the simulated values obtained by time domain phase noise analysis offered by the commercial simulator Spectre RF. The measured data show good agreement with the simulation results

AB - We identify limitations of the models for phase noise in frequency dividers by Egan and by Phillips and present a new model applicable to both high frequency and low power frequency divider design. Further, we design both synchronous and asynchronous frequency divider test chips that allow us to observe experimentally the effects of noise accumulation, sampling frequency and biasing conditions on the total phase noise performance of frequency dividers. We use our measurements to validate the simulated values obtained by time domain phase noise analysis offered by the commercial simulator Spectre RF. The measured data show good agreement with the simulation results

U2 - 10.1109/ISCAS.2008.4541973

DO - 10.1109/ISCAS.2008.4541973

M3 - Conference contribution

SN - 978-1-4244-1683-7

SP - 2538

EP - 2541

BT - Proceedings of 2008 IEEE International Symposium on Circuits and Systems : Seattle, WA, 18 - 21 May 2008

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

Apostolidou M, Baltus PGM, Vaucher CS. Phase noise in frequency divider circuits. In Proceedings of 2008 IEEE International Symposium on Circuits and Systems : Seattle, WA, 18 - 21 May 2008. Piscataway: Institute of Electrical and Electronics Engineers. 2008. p. 2538-2541 https://doi.org/10.1109/ISCAS.2008.4541973