Performance Model Generation for MPSoC Design-Sapce Exploration.

B.D. Theelen

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review


Multi-processor system-on-chip (MPSoC) design is profiting considerably from the trend towards model-driven design. Design choices in this area cover considerations on alternative parallellisations of application software, alternative architectures for the hardware platform and different ways to map applications onto the platform. Various paradigms exist for modelling applications and also for modelling platforms. This paper presents a tool for generating abstract performance models of MPSoC systems to further automate their design-space exploration. The tool supports several traditional paradigms for specifying applications and uses a new model of architecture to enable describing hardware platforms at a much higher abstraction level than traditional hardware description languages. The tool relies on a collection of modelling patterns to convert application and platform specifications together with a mapping into one unifying model expressed in a formal general-purpose modelling language that offers extensive support for performance analysis.
Original languageEnglish
Title of host publicationQuantitative Evaluation of Systems,proceedings of the 5th International Conference on the Quantitative Evaluation of Systems, St. Malo (Fr.) 14-17 Sept. 2008
Place of PublicationLos Alamitos
PublisherIEEE Computer Society
ISBN (Print)978-0-7695-3360-5
Publication statusPublished - 2008


Dive into the research topics of 'Performance Model Generation for MPSoC Design-Sapce Exploration.'. Together they form a unique fingerprint.

Cite this