Partial element equivalent circuit (PEEC) models for on-chip passives and interconnects

M.E. Verbeek

Research output: Contribution to journal › Article › Academic › peer-review

11 Citations (Scopus)

Original language	English
Pages (from-to)	61-84
Journal	International Journal of Numerical Modelling : Electronic Networks, Devices and Fields
Volume	17
Issue number	1
DOIs	https://doi.org/10.1002/jnm.524
Publication status	Published - 2004

Access to Document

@article{bf8c409b0e64402884412f3e09befbdd,

title = "Partial element equivalent circuit (PEEC) models for on-chip passives and interconnects",

author = "M.E. Verbeek",

year = "2004",

doi = "10.1002/jnm.524",

language = "English",

volume = "17",

pages = "61--84",

journal = "International Journal of Numerical Modelling : Electronic Networks, Devices and Fields",

issn = "0894-3370",

publisher = "Wiley",

number = "1",

}

TY - JOUR

T1 - Partial element equivalent circuit (PEEC) models for on-chip passives and interconnects

AU - Verbeek, M.E.

PY - 2004

Y1 - 2004

U2 - 10.1002/jnm.524

DO - 10.1002/jnm.524

M3 - Article

VL - 17

SP - 61

EP - 84

JO - International Journal of Numerical Modelling : Electronic Networks, Devices and Fields

JF - International Journal of Numerical Modelling : Electronic Networks, Devices and Fields

SN - 0894-3370

IS - 1

ER -