Abstract
This paper discusses the importance of chip-level EM-simulations required at millimetre wave frequencies for achieving correct results. The negative impact of interconnects on passive structures and the inability of the conventional RC-extraction to cater their effects necessitate alternative solutions. Furthermore during IC-measurements the number of probing points is limited; therefore chip-level simulations can provide insight into circuit behaviour at any point in the circuit. In this work, a non-oscillating 60 GHz transformer coupled I-Q VCO is used as a test-case and it is proved that carrying out EM-simulations for the complete circuit can provide valuable information during the design phase. Sonnet® and Advanced Design Systems® are utilized for EM-simulations and postprocessing functions, respectively.
| Original language | English |
|---|---|
| Title of host publication | Proceedings of the 2010 European Microwave Integrated Circuits Conference (EuMIC), 27-28 September 2010, Paris, France |
| Place of Publication | Piscataway |
| Publisher | Institute of Electrical and Electronics Engineers |
| Pages | 246-249 |
| ISBN (Print) | 978-1-4244-7231-4 |
| Publication status | Published - 2010 |
| Event | 5th European Microwave Integrated Circuits Conference, EuMW 2010 - Paris, France Duration: 27 Sept 2010 → 28 Sept 2010 Conference number: 5 |
Conference
| Conference | 5th European Microwave Integrated Circuits Conference, EuMW 2010 |
|---|---|
| Country/Territory | France |
| City | Paris |
| Period | 27/09/10 → 28/09/10 |
| Other | EuMW 2010 |