On the impedance modeling of switched capacitor converters with arbitrary output nodes

J. Delos Ayllon, M.A.M. Hendrix, E. Lomonova, E. Alarcon-Cot, T. Lopez

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

3 Citations (Scopus)

Abstract

Demand for high power density and miniaturization are pushing the application limits of Switched Capacitor Converters (SCCs) to new areas. Their benefit has up to now been used only in low power application ICs such as memories, or mobile phone backlighting where efficiency is not critical and magnetic components are not available. Recently, research in SCCs is demonstrating that their benefits can be extended to high power density systems, achieving efficiency levels comparable to classical inductive SMPS. These new concepts consider advanced control schemes or hybrid combinations of SCCs and inductive switching, and require better understandings of the SCC and its appropriate models. This work presents a new methodology to model hybrid combinations of SCCs and inductors. The well-known vector charge flow analysis for Switched Capacitor Converters is reviewed and extended in order to accurately model the behavior of a SCC when any of the internal nodes is loaded and controlled by Pulse-Width-Modulation. Results of the analysis compare favorably to behavioral simulations.
Original languageEnglish
Title of host publication2013 15th European Conference on Power Electronics and Applications (EPE), 2-6 September 2013, Lille, france
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages1-10
DOIs
Publication statusPublished - 2 Sep 2013

Fingerprint Dive into the research topics of 'On the impedance modeling of switched capacitor converters with arbitrary output nodes'. Together they form a unique fingerprint.

  • Cite this

    Delos Ayllon, J., Hendrix, M. A. M., Lomonova, E., Alarcon-Cot, E., & Lopez, T. (2013). On the impedance modeling of switched capacitor converters with arbitrary output nodes. In 2013 15th European Conference on Power Electronics and Applications (EPE), 2-6 September 2013, Lille, france (pp. 1-10). Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/EPE.2013.6634655