On-chip network interfaces supporting automatic burst write creation, posted writes and read prefetch

R. Stefan, J. Windt, de, K.G.W. Goossens

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

97 Downloads (Pure)

Abstract

Networks-on-Chip are seen as a scalable solution for facilitating the development of Systems-on-Chip with an increasing number of IP cores. Many studies already address the implementation details of such networks and a large effort has been invested in optimizing the routing strategy and the organization of the network, however by comparison the interface between the network and the IPs has been largely ignored. In this study, we explore optimizations that can be performed at the layer that connects the IPs to the services offered by the NoC. In our FPGA prototype, a MicroBlaze soft-core is connected to a remote memory via the AEthereal NoC. By employing our optimizations to the interface between the MicroBlaze and the NoC, we demonstrate an improvement in terms of speed above 880% in memory intensive tests and of up to 12% in real life applications with little use of communication.
Original languageEnglish
Title of host publicationProceedings of the 2010 International Conference on Embedded Computer Systems (SAMOS), 19-22 July , 2010, Samos Greece
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages185-192
ISBN (Print)978-1-4244-7938-2
DOIs
Publication statusPublished - 2010

Fingerprint

Dive into the research topics of 'On-chip network interfaces supporting automatic burst write creation, posted writes and read prefetch'. Together they form a unique fingerprint.

Cite this