Noise reduction in nanometre CMOS

M.J. Coenen, A.H.M. Roermund, van

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

171 Downloads (Pure)


With nanometre scaling, the amount of transistors per 100 square millimetre will increase following Moore's Law. The maximum power will, without additional cooling, be limited to a few watt whereas the on- and off-chip clock and data speeds will increase further. To accommodate this, the core supply voltages are reduced further down to below 1 volt as where the peripheral supply voltages will have to follow international agreed voltages levels to enable interfacing. While lowering the core supply voltages, the on-chip noise margin will drop accordingly and tight on- and off-chip decoupling measures are necessary. However by application, RF switching noise from nanometre CMOS designs are forced out of their packages through the supply and ground pins when applying conventional off-chip decoupling is applied. In this paper, the state-of-the-art, as well as a new noise reduction technique, which is possible with today's nanometre CMOS processes, will be discussed together with guidance to accompanying complementary off-chip measures.
Original languageEnglish
Title of host publicationProceeding of APEMC 2010, April 12-16, Beijing, China
Publication statusPublished - 2010
EventAsia-Pacific Symposium on Electromagnetic Compatibility, APEMC 2010 - Beijing, China
Duration: 12 Apr 201016 Apr 2010


ConferenceAsia-Pacific Symposium on Electromagnetic Compatibility, APEMC 2010
Abbreviated titleAPEMC 2010
OtherAPEMC 2010, April 12-16, Beijing, China


Dive into the research topics of 'Noise reduction in nanometre CMOS'. Together they form a unique fingerprint.

Cite this