New High-Level Mapping Concept

Georgi Radulov; Patrick Quinn; Hans Hegt; Arthur van Roermund

doi:10.1007/978-94-007-0347-6_12

New High-Level Mapping Concept

Georgi Radulov
, Patrick Quinn
, Hans Hegt
, Arthur van Roermund

Research output: Chapter in Book/Report/Conference proceeding › Chapter › Academic › peer-review

Abstract

This chapter proposes a high-level mapping correction method. This high-level mapping correction method uses a functional level DAC intrinsic redundancy, as defined in Fig. 9.1, to decouple the error correction from the DAC architecture (at algorithmic level). When multiple parallel sub-DACs implement a common D/A function, there is an intrinsic redundancy hidden in the way how each of the sub-DACs contributes to the common output. The presented method uses such functional redundancy to reduce the DAC errors.

Original language	English
Title of host publication	Smart and Flexible Digital-to-Analog Converters
Publisher	Springer
Chapter	12
Pages	169-175
Number of pages	7
ISBN (Electronic)	978-94-007-0347-6
ISBN (Print)	978-94-007-0346-9
DOIs	https://doi.org/10.1007/978-94-007-0347-6_12
Publication status	Published - 2011

Publication series

Name	Analog Circuits and Signal Processing
ISSN (Print)	1872-082X
ISSN (Electronic)	2197-1854

Bibliographical note

Publisher Copyright:
© 2011, Springer Science+Business Media B.V.

Keywords

Algorithmic Level
Algorithmic Segmentation
Functional Segmentation
Input Word
Measured Initial Data

Access to Document

10.1007/978-94-007-0347-6_12

Cite this

@inbook{611c9ed82d3f48f3ad737a89fe53e897,

title = "New High-Level Mapping Concept",

abstract = "This chapter proposes a high-level mapping correction method. This high-level mapping correction method uses a functional level DAC intrinsic redundancy, as defined in Fig. 9.1, to decouple the error correction from the DAC architecture (at algorithmic level). When multiple parallel sub-DACs implement a common D/A function, there is an intrinsic redundancy hidden in the way how each of the sub-DACs contributes to the common output. The presented method uses such functional redundancy to reduce the DAC errors.",

keywords = "Algorithmic Level, Algorithmic Segmentation, Functional Segmentation, Input Word, Measured Initial Data",

author = "Georgi Radulov and Patrick Quinn and Hans Hegt and \{van Roermund\}, Arthur",

note = "Publisher Copyright: {\textcopyright} 2011, Springer Science+Business Media B.V.",

year = "2011",

doi = "10.1007/978-94-007-0347-6\_12",

language = "English",

isbn = "978-94-007-0346-9",

series = "Analog Circuits and Signal Processing",

publisher = "Springer",

pages = "169--175",

booktitle = "Smart and Flexible Digital-to-Analog Converters",

address = "Germany",

}

TY - CHAP

T1 - New High-Level Mapping Concept

AU - Radulov, Georgi

AU - Quinn, Patrick

AU - Hegt, Hans

AU - van Roermund, Arthur

PY - 2011

Y1 - 2011

N2 - This chapter proposes a high-level mapping correction method. This high-level mapping correction method uses a functional level DAC intrinsic redundancy, as defined in Fig. 9.1, to decouple the error correction from the DAC architecture (at algorithmic level). When multiple parallel sub-DACs implement a common D/A function, there is an intrinsic redundancy hidden in the way how each of the sub-DACs contributes to the common output. The presented method uses such functional redundancy to reduce the DAC errors.

AB - This chapter proposes a high-level mapping correction method. This high-level mapping correction method uses a functional level DAC intrinsic redundancy, as defined in Fig. 9.1, to decouple the error correction from the DAC architecture (at algorithmic level). When multiple parallel sub-DACs implement a common D/A function, there is an intrinsic redundancy hidden in the way how each of the sub-DACs contributes to the common output. The presented method uses such functional redundancy to reduce the DAC errors.

KW - Algorithmic Level

KW - Algorithmic Segmentation

KW - Functional Segmentation

KW - Input Word

KW - Measured Initial Data

UR - https://www.scopus.com/pages/publications/85145585251

U2 - 10.1007/978-94-007-0347-6_12

DO - 10.1007/978-94-007-0347-6_12

M3 - Chapter

AN - SCOPUS:85145585251

SN - 978-94-007-0346-9

T3 - Analog Circuits and Signal Processing

SP - 169

EP - 175

BT - Smart and Flexible Digital-to-Analog Converters

PB - Springer

ER -

New High-Level Mapping Concept

Abstract

Publication series

Bibliographical note

Keywords

Access to Document

Other files and links

Fingerprint

Cite this