Abstract
Executing neural network (NN) applications on general-purpose processors result in a large power and performance overhead, due to the high cost of data movement between the processor and the main memory. Neuromorphic computing systems based on memristor crossbars, perform the NN main operation i.e., vector-matrix multiplications (VMM) in an efficient way in the analog domain. Thus, they circumvent the costly energy overhead of its digital counterpart. It can be expected that neuromorphic systems will be used initially as complements to current high-performance systems rather than as a replacement. This paper presents NeuroVP, a virtual platform integrating a neuromorphic accelerator, developed in SystemC that can model functionality, timing, and power consumption of the components integrating the system. Using NeuroVP to evaluate performance and power consumption at the electronic system level (ESL), it is corroborated that the execution of NN applications with a neuromorphic accelerator yields of up to 46x higher power efficiency and 26x speedup relative to a general-purpose computing system.
Original language | English |
---|---|
Title of host publication | Proceedings 34th IEEE International System-on-Chip Conference (SOCC) |
Editors | Gang Qu, Jinjun Xiong, Danella Zhao, Venki Muthukumar, Md Farhadur Reza, Ramalingam Sridhar |
Publisher | Institute of Electrical and Electronics Engineers |
Pages | 236-241 |
Number of pages | 6 |
ISBN (Electronic) | 978-1-6654-2931-3 |
DOIs | |
Publication status | Published - 24 Mar 2022 |
Event | 34th IEEE International System on Chip Conference, SOCC 2021 - Virtual, Online, Las Vegas, United States Duration: 14 Sept 2021 → 17 Sept 2021 Conference number: 34 |
Conference
Conference | 34th IEEE International System on Chip Conference, SOCC 2021 |
---|---|
Abbreviated title | SOCC |
Country/Territory | United States |
City | Las Vegas |
Period | 14/09/21 → 17/09/21 |
Funding
This work was supported by the Federal Ministry of Education and Research (BMBF, Germany) within the NEUROTEC project (No. 16ES1134 and 16ES1133K).
Keywords
- ESL Power Estimation
- Memristor
- Neuromorphic Accelerator
- RISC-V
- SystemC
- Virtual Platform