Multi-granular arithmetic in a coarse-grain reconfigurable architecture

S. Louwers, L. Waeijen, M. Wijtvliet, R. Koolen, H. Corporaal

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

5 Downloads (Pure)


Mismatch between operand width and hardware operation width is a source of energy inefficiency. This work proposes multi-granular arithmetic, which can adapt the hardware operation width to the application, preventing energy being wasted. In particular multi-granular arithmetic in the context of coarse-grain reconfigurable architectures is considered for the operations of addition, accumulation, multiplication, and multiply-accumulation. Using a silicon synthesis-toolflow it is shown that the multi-granular designs can perform narrow width operations, e.g. an 8-by-8 multiplication, much more efficiently than standard full-width circuits. For multiplication the required energy is reduced by up to 15 times under realistic conditions when compared to a full-width 32x32 multiplier.

Original languageEnglish
Title of host publicationProceedings - 19th Euromicro Conference on Digital System Design, DSD 2016
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Number of pages8
ISBN (Electronic)978-1-5090-2817-7
Publication statusPublished - 26 Oct 2016
Event19th Euromicro Conference on Digital System Design (DSD 2016) - Limassol, Cyprus
Duration: 31 Aug 20162 Sept 2016
Conference number: 19


Conference19th Euromicro Conference on Digital System Design (DSD 2016)
Abbreviated titleDSD 2016
Internet address


  • CGRA
  • Energy Efficiency
  • Multi-Granular Arithmetic
  • Multiplication


Dive into the research topics of 'Multi-granular arithmetic in a coarse-grain reconfigurable architecture'. Together they form a unique fingerprint.

Cite this