Monolayer dual gate transistors with a single charge transport layer

M. Spijkman, S.G.J. Mathijssen, E.C.P. Smits, M. Kemerink, P.W.M. Blom, D.M. Leeuw, de

Research output: Contribution to journalArticleAcademicpeer-review

21 Citations (Scopus)
151 Downloads (Pure)

Abstract

A dual gate transistor was fabricated using a self-assembled monolayer as the semiconductor. We show the possibility of processing a dielectric on top of the self-assembled monolayer without deteriorating the device performance. The two gates of the transistor accumulate charges in the monomolecular transport layer and artifacts caused by the semiconductor thickness are negated. We investigate the electrical transport in a dual gate self-assembled monolayer field-effect transistor and present a detailed analysis of the importance of the contact geometry in monolayer field-effect transistors.
Original languageEnglish
Article number143304
Pages (from-to)143304-1/3
Number of pages3
JournalApplied Physics Letters
Volume96
Issue number14
DOIs
Publication statusPublished - 2010

Fingerprint

Dive into the research topics of 'Monolayer dual gate transistors with a single charge transport layer'. Together they form a unique fingerprint.

Cite this