Model order reduction for multi-terminal circuits

R. Ionutiu, J. Rommes

Research output: Book/ReportReportAcademic

81 Downloads (Pure)

Abstract

Analysis of effects due to parasitics is of vital importance during the design of large-scale integrated circuits, since it gives insight into how circuit performance is affected by undesired parasitic effects. Due to the increasing amount of interconnect and metal layers, parasitic extraction and simulation may become very time consuming or even unfeasible. Developments are presented, for reducing systems describing R and RC netlists resulting from parasitic extraction. The methods exploit tools from graph theory to improve sparsity preservation especially for circuits with multi-terminals. Circuit synthesis is applied after model reduction, and the resulting reduced netlists are tested with industrial circuit simulators. With the novel RC reduction method SparseMA, experiments show reduction of 95% in the number of elements and 68x speed-up in simulation time.
Original languageEnglish
Place of PublicationEindhoven
PublisherTechnische Universiteit Eindhoven
Number of pages16
Publication statusPublished - 2009

Publication series

NameCASA-report
Volume0929
ISSN (Print)0926-4507

Fingerprint

Networks (circuits)
Graph theory
Integrated circuits
Simulators
Metals
Experiments

Cite this

Ionutiu, R., & Rommes, J. (2009). Model order reduction for multi-terminal circuits. (CASA-report; Vol. 0929). Eindhoven: Technische Universiteit Eindhoven.
Ionutiu, R. ; Rommes, J. / Model order reduction for multi-terminal circuits. Eindhoven : Technische Universiteit Eindhoven, 2009. 16 p. (CASA-report).
@book{888ed4d05a0f4268b109ad31f329e11a,
title = "Model order reduction for multi-terminal circuits",
abstract = "Analysis of effects due to parasitics is of vital importance during the design of large-scale integrated circuits, since it gives insight into how circuit performance is affected by undesired parasitic effects. Due to the increasing amount of interconnect and metal layers, parasitic extraction and simulation may become very time consuming or even unfeasible. Developments are presented, for reducing systems describing R and RC netlists resulting from parasitic extraction. The methods exploit tools from graph theory to improve sparsity preservation especially for circuits with multi-terminals. Circuit synthesis is applied after model reduction, and the resulting reduced netlists are tested with industrial circuit simulators. With the novel RC reduction method SparseMA, experiments show reduction of 95{\%} in the number of elements and 68x speed-up in simulation time.",
author = "R. Ionutiu and J. Rommes",
year = "2009",
language = "English",
series = "CASA-report",
publisher = "Technische Universiteit Eindhoven",

}

Ionutiu, R & Rommes, J 2009, Model order reduction for multi-terminal circuits. CASA-report, vol. 0929, Technische Universiteit Eindhoven, Eindhoven.

Model order reduction for multi-terminal circuits. / Ionutiu, R.; Rommes, J.

Eindhoven : Technische Universiteit Eindhoven, 2009. 16 p. (CASA-report; Vol. 0929).

Research output: Book/ReportReportAcademic

TY - BOOK

T1 - Model order reduction for multi-terminal circuits

AU - Ionutiu, R.

AU - Rommes, J.

PY - 2009

Y1 - 2009

N2 - Analysis of effects due to parasitics is of vital importance during the design of large-scale integrated circuits, since it gives insight into how circuit performance is affected by undesired parasitic effects. Due to the increasing amount of interconnect and metal layers, parasitic extraction and simulation may become very time consuming or even unfeasible. Developments are presented, for reducing systems describing R and RC netlists resulting from parasitic extraction. The methods exploit tools from graph theory to improve sparsity preservation especially for circuits with multi-terminals. Circuit synthesis is applied after model reduction, and the resulting reduced netlists are tested with industrial circuit simulators. With the novel RC reduction method SparseMA, experiments show reduction of 95% in the number of elements and 68x speed-up in simulation time.

AB - Analysis of effects due to parasitics is of vital importance during the design of large-scale integrated circuits, since it gives insight into how circuit performance is affected by undesired parasitic effects. Due to the increasing amount of interconnect and metal layers, parasitic extraction and simulation may become very time consuming or even unfeasible. Developments are presented, for reducing systems describing R and RC netlists resulting from parasitic extraction. The methods exploit tools from graph theory to improve sparsity preservation especially for circuits with multi-terminals. Circuit synthesis is applied after model reduction, and the resulting reduced netlists are tested with industrial circuit simulators. With the novel RC reduction method SparseMA, experiments show reduction of 95% in the number of elements and 68x speed-up in simulation time.

M3 - Report

T3 - CASA-report

BT - Model order reduction for multi-terminal circuits

PB - Technische Universiteit Eindhoven

CY - Eindhoven

ER -

Ionutiu R, Rommes J. Model order reduction for multi-terminal circuits. Eindhoven: Technische Universiteit Eindhoven, 2009. 16 p. (CASA-report).