Model-based processor-in-the-loop framework for composable multi-core platforms

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Abstract

From model-based design to implementation on an embedded platform requires target-specific code generation, compilation, and execution. Processor-in-the-loop (PIL) simulation is an intermediate step meant for detailed testing and debugging in the development process. This paper presents a PIL simulation framework targeting multi-core FPGA-based embedded platforms. The presented framework allows for a fully automated process of performing PIL simulations on an FPGA-based embedded platform - CompSOC - starting from a Simulink model. The framework includes two PIL configurations - one configuration executes only the controller code on the target platform while other configuration executes both the controller and the plant code on the target platform. It considers scheduling of multiple applications and interference-free execution on the target platform under the PIL configurations. Further, the framework allows for logging various measurements of parameters such as execution time, memory usage and so on in the PIL configurations which can be used for testing and debugging purposes.

Original languageEnglish
Title of host publicationProceedings - Euromicro Conference on Digital System Design, DSD 2019
EditorsNikos Konofaos, Paris Kitsos
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages592-596
Number of pages5
ISBN (Electronic)9781728128610
DOIs
Publication statusPublished - Aug 2019
Event22nd Euromicro Conference on Digital System Design, DSD 2019 - Kallithea, Chalkidiki, Greece
Duration: 28 Aug 201930 Aug 2019

Conference

Conference22nd Euromicro Conference on Digital System Design, DSD 2019
CountryGreece
CityKallithea, Chalkidiki
Period28/08/1930/08/19

    Fingerprint

Keywords

  • Embedded control
  • Model-based simulation
  • PIL simulation

Cite this

Haghi, M., Koedam, M., Goswami, DI., & Goossens, K. (2019). Model-based processor-in-the-loop framework for composable multi-core platforms. In N. Konofaos, & P. Kitsos (Eds.), Proceedings - Euromicro Conference on Digital System Design, DSD 2019 (pp. 592-596). [8875214] Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/DSD.2019.00090