Mismatch-Based Timing Errors in Current Steering DACs

K. Doris, A.H.M. Roermund, van, D.M.W. Leenaerts

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review


Current Steering Digital-to-Analog Converters (CS-DAC) are important ingredients in many high-speed data converters. Various types of timing errors such as mismatch based timing errors limit broad-band performance. A framework of timing errors is presented here and it is used to analyze these errors. The extracted relationship between performance, block requirements and architecture (e.g segmentation) gives insight on design tradeoffs in Nyquist DACs and multi-bit current-based /spl Sigma//spl Delta/ Modulators.
Original languageEnglish
Title of host publication2003 International Symposium on Circuits and Systems, 2003. ISCAS '03
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
ISBN (Print)0-7803-7761-3
Publication statusPublished - 2003


Dive into the research topics of 'Mismatch-Based Timing Errors in Current Steering DACs'. Together they form a unique fingerprint.

Cite this