Minimum propagation delays in VLSI

C.A. Mead; M. Rem

doi:10.1109/JSSC.1982.1051810

Minimum propagation delays in VLSI

C.A. Mead
, M. Rem

Mathematics and Computer Science

Research output: Contribution to journal › Article › Academic › peer-review

33 Citations (Scopus)

1 Downloads (Pure)

Abstract

Conditions are outlined under which propagation delays in VLSI circuits can be achieved that are logarithmic in the wire lengths. These conditions are imposed by area requirements and the velocity of light.

Original language	English
Pages (from-to)	773-775
Journal	IEEE Journal of Solid-State Circuits
Volume	17
Issue number	4
DOIs	https://doi.org/10.1109/JSSC.1982.1051810
Publication status	Published - 1982

Access to Document

10.1109/JSSC.1982.1051810

Cite this

@article{63c26b94091141dbac889d2c7bce9de7,

title = "Minimum propagation delays in VLSI",

abstract = "Conditions are outlined under which propagation delays in VLSI circuits can be achieved that are logarithmic in the wire lengths. These conditions are imposed by area requirements and the velocity of light.",

author = "C.A. Mead and M. Rem",

year = "1982",

doi = "10.1109/JSSC.1982.1051810",

language = "English",

volume = "17",

pages = "773--775",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers",

number = "4",

}

TY - JOUR

T1 - Minimum propagation delays in VLSI

AU - Mead, C.A.

AU - Rem, M.

PY - 1982

Y1 - 1982

N2 - Conditions are outlined under which propagation delays in VLSI circuits can be achieved that are logarithmic in the wire lengths. These conditions are imposed by area requirements and the velocity of light.

AB - Conditions are outlined under which propagation delays in VLSI circuits can be achieved that are logarithmic in the wire lengths. These conditions are imposed by area requirements and the velocity of light.

U2 - 10.1109/JSSC.1982.1051810

DO - 10.1109/JSSC.1982.1051810

M3 - Article

SN - 0018-9200

VL - 17

SP - 773

EP - 775

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

IS - 4

ER -

Minimum propagation delays in VLSI

Abstract

Access to Document

Fingerprint

Cite this