Memory-map selection for firm real-time SDRAM controllers

S.L.M. Goossens, T.W.D.M. Kouters, K.B. Akesson, K.G.W. Goossens

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

10 Citations (Scopus)
2 Downloads (Pure)


A modern real-time embedded system must support multiple concurrently running applications. To reduce costs, critical SoC components like SDRAM memories are often shared between applications with a variety of firm real-time requirements. To guarantee that the system works as intended, the memory controller must be configured such that all the realtime requirements of all sharing applications are satisfied. The attainable worst-case bandwidth, latency, and power of the memory depend largely on memory map configuration. Sharing SDRAM amongst multiple applications is challenging, since their requirements might call for different memory maps. This paper presents an exploration of the memory-map design space. Two contributions improve the memory-map selection procedure. The first contribution reduces the minimum access granularity by interleaving requests over a configurable number of banks instead of all banks. This technique is beneficial for worst-case performance in terms of bandwidth, latency and power. As a second contribution, we present a methodology to derive a memory-map configuration, i.e. the access granularity and number of interleaved banks, from a specification of the real-time application requirements and an overall memory power budget.
Original languageEnglish
Title of host publicationProceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE 2011), 14-18 March 2011, Dresden, Germany
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
ISBN (Print)978-3-9810801-8-6
Publication statusPublished - 2012
Event14th Design, Automation and Test in Europe Conference and Exhibition (DATE 2011)
- Alpexpo Espace Alpes Congres, Grenoble, France
Duration: 14 Mar 201118 Mar 2011
Conference number: 14


Conference14th Design, Automation and Test in Europe Conference and Exhibition (DATE 2011)
Abbreviated titleDATE 2011
Internet address


Dive into the research topics of 'Memory-map selection for firm real-time SDRAM controllers'. Together they form a unique fingerprint.

Cite this