Memory control with selective retention

C.H. Berkel, van (Inventor)

Research output: PatentPatent publication

41 Downloads (Pure)


The present invention relates to a memory circuit and a method of controlling data retention in the memory circuit, wherein a supply signal is selectively switched to a respective one of at least two virtual supply lines (24) each shared by a respective one of a plurality of groups (30-1 to 30-n) of memory cells (C.sub.0,0 to C.sub.y,z). The selective switching is controlled based on a global activity control signal (A), used for setting the memory circuit either into a standby state or into an active state, and a local data retention indication signal (DR1 to DRn) allocated to a dedicated group of memory cells. Thereby, the data retention part of the memory circuit can be adapted to the application and its state, and standby mode leakaged power is only dissipated in those memory cells for which data retentions actually required.
Original languageEnglish
Patent numberUS8305828
Publication statusPublished - 6 Nov 2012


Dive into the research topics of 'Memory control with selective retention'. Together they form a unique fingerprint.

Cite this