Mapping video algorithms to a multi processor architecture using second level cache for communication

T. Ozkeles, D.N. Shah

Research output: ThesisPd Eng Thesis

Original languageEnglish
QualificationDoctor of Philosophy
Awarding Institution
  • Bril, Reinder J., Supervisor
  • Weffers, H.T.G. (Harold), Supervisor
  • Diederen, J., External supervisor, External person
Award date1 Jan 2005
Place of PublicationEindhoven
Print ISBNs90-444-0496-2
Publication statusPublished - 2005

Bibliographical note


Cite this