Low voltage comparator for High speed ADC

Hao Gao; P. Baltus; Qiao Meng

doi:10.1109/ISSSE.2010.5607121

Low voltage comparator for High speed ADC

Hao Gao, P. Baltus, Qiao Meng

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

7 Citations (Scopus)

2 Downloads (Pure)

Abstract

This paper presents a design of a high-speed, low-voltage, low power consumption comparator with S-R latch for High speed ADC. The comparator is the most important part in the Flash ADC, since the speed and the resolution is determined by the comparator. In this paper, we do the analysis of the traditional comparator and propose a better structure combing sense amplifier and symmetric S-R latch, which can run faster and provide more stable output signal than the traditional structure. The comparator is composed of a latch based amplifier and a S-R latch which provides stable output. There are many issues in the design of the comparator, we will discuss those design issues in this paper.

Original language	English
Title of host publication	Conference Proceedings of the International Symposium on Signals, Systems and Electronics
Publisher	Institute of Electrical and Electronics Engineers
Pages	126-129
Number of pages	4
Volume	1
ISBN (Print)	9781424463558
DOIs	https://doi.org/10.1109/ISSSE.2010.5607121
Publication status	Published - 2010
Event	2010 International Symposium on Signals, Systems and Electronics (ISSSE 2010), September 17-20, 2010, Nanjing, China - Nanjing, China Duration: 17 Sept 2010 → 20 Sept 2010

Conference

Conference	2010 International Symposium on Signals, Systems and Electronics (ISSSE 2010), September 17-20, 2010, Nanjing, China
Country/Territory	China
City	Nanjing
Period	17/09/10 → 20/09/10

Access to Document

10.1109/ISSSE.2010.5607121

Cite this

@inproceedings{1fc7acb4fb6d4e41a022299dd41d4868,

title = "Low voltage comparator for High speed ADC",

abstract = "This paper presents a design of a high-speed, low-voltage, low power consumption comparator with S-R latch for High speed ADC. The comparator is the most important part in the Flash ADC, since the speed and the resolution is determined by the comparator. In this paper, we do the analysis of the traditional comparator and propose a better structure combing sense amplifier and symmetric S-R latch, which can run faster and provide more stable output signal than the traditional structure. The comparator is composed of a latch based amplifier and a S-R latch which provides stable output. There are many issues in the design of the comparator, we will discuss those design issues in this paper.",

author = "Hao Gao and P. Baltus and Qiao Meng",

year = "2010",

doi = "10.1109/ISSSE.2010.5607121",

language = "English",

isbn = "9781424463558",

volume = "1",

pages = "126--129",

booktitle = "Conference Proceedings of the International Symposium on Signals, Systems and Electronics",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "2010 International Symposium on Signals, Systems and Electronics (ISSSE 2010), September 17-20, 2010, Nanjing, China ; Conference date: 17-09-2010 Through 20-09-2010",

}

Gao, H , Baltus, P & Meng, Q 2010, Low voltage comparator for High speed ADC. in Conference Proceedings of the International Symposium on Signals, Systems and Electronics. vol. 1, 5607121, Institute of Electrical and Electronics Engineers, pp. 126-129, 2010 International Symposium on Signals, Systems and Electronics (ISSSE 2010), September 17-20, 2010, Nanjing, China, Nanjing, China, 17/09/10. https://doi.org/10.1109/ISSSE.2010.5607121

Low voltage comparator for High speed ADC. / Gao, Hao ; Baltus, P.; Meng, Qiao.
Conference Proceedings of the International Symposium on Signals, Systems and Electronics. Vol. 1 Institute of Electrical and Electronics Engineers, 2010. p. 126-129 5607121.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - Low voltage comparator for High speed ADC

AU - Gao, Hao

AU - Baltus, P.

AU - Meng, Qiao

PY - 2010

Y1 - 2010

N2 - This paper presents a design of a high-speed, low-voltage, low power consumption comparator with S-R latch for High speed ADC. The comparator is the most important part in the Flash ADC, since the speed and the resolution is determined by the comparator. In this paper, we do the analysis of the traditional comparator and propose a better structure combing sense amplifier and symmetric S-R latch, which can run faster and provide more stable output signal than the traditional structure. The comparator is composed of a latch based amplifier and a S-R latch which provides stable output. There are many issues in the design of the comparator, we will discuss those design issues in this paper.

AB - This paper presents a design of a high-speed, low-voltage, low power consumption comparator with S-R latch for High speed ADC. The comparator is the most important part in the Flash ADC, since the speed and the resolution is determined by the comparator. In this paper, we do the analysis of the traditional comparator and propose a better structure combing sense amplifier and symmetric S-R latch, which can run faster and provide more stable output signal than the traditional structure. The comparator is composed of a latch based amplifier and a S-R latch which provides stable output. There are many issues in the design of the comparator, we will discuss those design issues in this paper.

UR - http://www.scopus.com/inward/record.url?scp=78650347599&partnerID=8YFLogxK

U2 - 10.1109/ISSSE.2010.5607121

DO - 10.1109/ISSSE.2010.5607121

M3 - Conference contribution

AN - SCOPUS:78650347599

SN - 9781424463558

VL - 1

SP - 126

EP - 129

BT - Conference Proceedings of the International Symposium on Signals, Systems and Electronics

PB - Institute of Electrical and Electronics Engineers

T2 - 2010 International Symposium on Signals, Systems and Electronics (ISSSE 2010), September 17-20, 2010, Nanjing, China

Y2 - 17 September 2010 through 20 September 2010

ER -

Low voltage comparator for High speed ADC

Abstract

Conference

Access to Document

Other files and links

Fingerprint

Cite this