Layout-driven SOC test architecture design for test time and wire length minimization

S.K. Goel, E.J. Marinissen

Research output: Chapter in Book/Report/Conference proceedingChapterAcademicpeer-review

31 Citations (Scopus)

Fingerprint

Dive into the research topics of 'Layout-driven SOC test architecture design for test time and wire length minimization'. Together they form a unique fingerprint.

Engineering & Materials Science