Laboratory test set-up for the assessment of PMU time synchronization requirements

Ravi Shankar Singh, Hossein Hooshyar, Luigi Vanfretti

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

4 Citations (Scopus)

Abstract

This paper presents the construction of a Hardware-in-the-loop laboratory test set-up designed to assess the time synchronization requirements of Phasor Measurement Units (PMUs). The test set-up also allows to investigate the effects of signal phase shifts caused by current and voltage transformers, errors in timing source and the impact of these errors when determining time synchronization compliance of PMUs. The paper also describes the structure of an IRIG-B time-sync real-time implementation, which allowed real-time hardware-in-the-loop simulation by providing a PMU with a high-accuracy timing source.

Original languageEnglish
Title of host publication2015 IEEE Eindhoven PowerTech, PowerTech 2015
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Number of pages5
ISBN (Electronic)9781479976935
DOIs
Publication statusPublished - 31 Aug 2015
Externally publishedYes
EventIEEE Eindhoven PowerTech, PowerTech 2015 - Eindhoven, Netherlands
Duration: 29 Jun 20152 Jul 2015

Conference

ConferenceIEEE Eindhoven PowerTech, PowerTech 2015
CountryNetherlands
CityEindhoven
Period29/06/152/07/15

Fingerprint

Phasor measurement units
Synchronization
Hardware
Phase shift
Electric potential

Keywords

  • Hardware-in-the-Loop (HIL)
  • IRIG-B
  • Phasor Measurement Unit (PMU)
  • Real-Time Simulation

Cite this

Singh, R. S., Hooshyar, H., & Vanfretti, L. (2015). Laboratory test set-up for the assessment of PMU time synchronization requirements. In 2015 IEEE Eindhoven PowerTech, PowerTech 2015 [7232731] Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/PTC.2015.7232731
Singh, Ravi Shankar ; Hooshyar, Hossein ; Vanfretti, Luigi. / Laboratory test set-up for the assessment of PMU time synchronization requirements. 2015 IEEE Eindhoven PowerTech, PowerTech 2015. Piscataway : Institute of Electrical and Electronics Engineers, 2015.
@inproceedings{754c4b4fd46e477f9a8a4e5c464fa5a4,
title = "Laboratory test set-up for the assessment of PMU time synchronization requirements",
abstract = "This paper presents the construction of a Hardware-in-the-loop laboratory test set-up designed to assess the time synchronization requirements of Phasor Measurement Units (PMUs). The test set-up also allows to investigate the effects of signal phase shifts caused by current and voltage transformers, errors in timing source and the impact of these errors when determining time synchronization compliance of PMUs. The paper also describes the structure of an IRIG-B time-sync real-time implementation, which allowed real-time hardware-in-the-loop simulation by providing a PMU with a high-accuracy timing source.",
keywords = "Hardware-in-the-Loop (HIL), IRIG-B, Phasor Measurement Unit (PMU), Real-Time Simulation",
author = "Singh, {Ravi Shankar} and Hossein Hooshyar and Luigi Vanfretti",
year = "2015",
month = "8",
day = "31",
doi = "10.1109/PTC.2015.7232731",
language = "English",
booktitle = "2015 IEEE Eindhoven PowerTech, PowerTech 2015",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

Singh, RS, Hooshyar, H & Vanfretti, L 2015, Laboratory test set-up for the assessment of PMU time synchronization requirements. in 2015 IEEE Eindhoven PowerTech, PowerTech 2015., 7232731, Institute of Electrical and Electronics Engineers, Piscataway, IEEE Eindhoven PowerTech, PowerTech 2015, Eindhoven, Netherlands, 29/06/15. https://doi.org/10.1109/PTC.2015.7232731

Laboratory test set-up for the assessment of PMU time synchronization requirements. / Singh, Ravi Shankar; Hooshyar, Hossein; Vanfretti, Luigi.

2015 IEEE Eindhoven PowerTech, PowerTech 2015. Piscataway : Institute of Electrical and Electronics Engineers, 2015. 7232731.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - Laboratory test set-up for the assessment of PMU time synchronization requirements

AU - Singh, Ravi Shankar

AU - Hooshyar, Hossein

AU - Vanfretti, Luigi

PY - 2015/8/31

Y1 - 2015/8/31

N2 - This paper presents the construction of a Hardware-in-the-loop laboratory test set-up designed to assess the time synchronization requirements of Phasor Measurement Units (PMUs). The test set-up also allows to investigate the effects of signal phase shifts caused by current and voltage transformers, errors in timing source and the impact of these errors when determining time synchronization compliance of PMUs. The paper also describes the structure of an IRIG-B time-sync real-time implementation, which allowed real-time hardware-in-the-loop simulation by providing a PMU with a high-accuracy timing source.

AB - This paper presents the construction of a Hardware-in-the-loop laboratory test set-up designed to assess the time synchronization requirements of Phasor Measurement Units (PMUs). The test set-up also allows to investigate the effects of signal phase shifts caused by current and voltage transformers, errors in timing source and the impact of these errors when determining time synchronization compliance of PMUs. The paper also describes the structure of an IRIG-B time-sync real-time implementation, which allowed real-time hardware-in-the-loop simulation by providing a PMU with a high-accuracy timing source.

KW - Hardware-in-the-Loop (HIL)

KW - IRIG-B

KW - Phasor Measurement Unit (PMU)

KW - Real-Time Simulation

UR - http://www.scopus.com/inward/record.url?scp=84951299222&partnerID=8YFLogxK

U2 - 10.1109/PTC.2015.7232731

DO - 10.1109/PTC.2015.7232731

M3 - Conference contribution

AN - SCOPUS:84951299222

BT - 2015 IEEE Eindhoven PowerTech, PowerTech 2015

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

Singh RS, Hooshyar H, Vanfretti L. Laboratory test set-up for the assessment of PMU time synchronization requirements. In 2015 IEEE Eindhoven PowerTech, PowerTech 2015. Piscataway: Institute of Electrical and Electronics Engineers. 2015. 7232731 https://doi.org/10.1109/PTC.2015.7232731