Interleaving of successive-approximation register ADCs in deep sub-micron CMOS technology

K. Doris; E.J.G. Janssen; Y. Lin; A. Zanikopoulos; A. Murroni

doi:10.1016/B978-0-12-398326-8.00010-8

Interleaving of successive-approximation register ADCs in deep sub-micron CMOS technology

K. Doris, E.J.G. Janssen, Y. Lin, A. Zanikopoulos, A. Murroni

Integrated Circuits

Research output: Chapter in Book/Report/Conference proceeding › Chapter › Academic

1 Citation (Scopus)

1 Downloads (Pure)

Abstract

This paper reviews recent developments of interleaved Successive Approximation Analog-to-Digital converters (SAR) in deep sub-micron CMOS technologies. The discussion covers design tradeoffs and degrees of freedom related to the impact of extensive interleaving with many SAR units on bandwidth, noise, linearity, and spurious performance. The impact of interleaving mismatches on representative broadband and multi-carrier narrowband signals is also discussed. Next, two examples are given demonstrating how interleaving with many ADCs can be transformed from a weakness to a strength. The first example concerns low spurious performance enabled by redundant SAR converters and randomization of their operation. The second example presents spectral sensing techniques.

Original language	English
Title of host publication	Advances in analog and RF IC design for wireless communication systems
Editors	G. Manganaro, D. Leenaerts
Publisher	Elsevier
Pages	225-250
Number of pages	320
ISBN (Print)	978-012-398326-8
DOIs	https://doi.org/10.1016/B978-0-12-398326-8.00010-8
Publication status	Published - 2013

Access to Document

10.1016/B978-0-12-398326-8.00010-8

Cite this

@inbook{5290726da5334f159f8ec2bb24c27d81,

title = "Interleaving of successive-approximation register ADCs in deep sub-micron CMOS technology",

abstract = "This paper reviews recent developments of interleaved Successive Approximation Analog-to-Digital converters (SAR) in deep sub-micron CMOS technologies. The discussion covers design tradeoffs and degrees of freedom related to the impact of extensive interleaving with many SAR units on bandwidth, noise, linearity, and spurious performance. The impact of interleaving mismatches on representative broadband and multi-carrier narrowband signals is also discussed. Next, two examples are given demonstrating how interleaving with many ADCs can be transformed from a weakness to a strength. The first example concerns low spurious performance enabled by redundant SAR converters and randomization of their operation. The second example presents spectral sensing techniques.",

author = "K. Doris and E.J.G. Janssen and Y. Lin and A. Zanikopoulos and A. Murroni",

year = "2013",

doi = "10.1016/B978-0-12-398326-8.00010-8",

language = "English",

isbn = "978-012-398326-8",

pages = "225--250",

editor = "G. Manganaro and D. Leenaerts",

booktitle = "Advances in analog and RF IC design for wireless communication systems",

publisher = "Elsevier",

address = "Netherlands",

}

TY - CHAP

T1 - Interleaving of successive-approximation register ADCs in deep sub-micron CMOS technology

AU - Doris, K.

AU - Janssen, E.J.G.

AU - Lin, Y.

AU - Zanikopoulos, A.

AU - Murroni, A.

PY - 2013

Y1 - 2013

N2 - This paper reviews recent developments of interleaved Successive Approximation Analog-to-Digital converters (SAR) in deep sub-micron CMOS technologies. The discussion covers design tradeoffs and degrees of freedom related to the impact of extensive interleaving with many SAR units on bandwidth, noise, linearity, and spurious performance. The impact of interleaving mismatches on representative broadband and multi-carrier narrowband signals is also discussed. Next, two examples are given demonstrating how interleaving with many ADCs can be transformed from a weakness to a strength. The first example concerns low spurious performance enabled by redundant SAR converters and randomization of their operation. The second example presents spectral sensing techniques.

AB - This paper reviews recent developments of interleaved Successive Approximation Analog-to-Digital converters (SAR) in deep sub-micron CMOS technologies. The discussion covers design tradeoffs and degrees of freedom related to the impact of extensive interleaving with many SAR units on bandwidth, noise, linearity, and spurious performance. The impact of interleaving mismatches on representative broadband and multi-carrier narrowband signals is also discussed. Next, two examples are given demonstrating how interleaving with many ADCs can be transformed from a weakness to a strength. The first example concerns low spurious performance enabled by redundant SAR converters and randomization of their operation. The second example presents spectral sensing techniques.

U2 - 10.1016/B978-0-12-398326-8.00010-8

DO - 10.1016/B978-0-12-398326-8.00010-8

M3 - Chapter

SN - 978-012-398326-8

SP - 225

EP - 250

BT - Advances in analog and RF IC design for wireless communication systems

A2 - Manganaro, G.

A2 - Leenaerts, D.

PB - Elsevier

ER -

Interleaving of successive-approximation register ADCs in deep sub-micron CMOS technology

Abstract

Access to Document

Fingerprint

Cite this