Interleaving of successive-approximation register ADCs in deep sub-micron CMOS technology

K. Doris, E.J.G. Janssen, Y. Lin, A. Zanikopoulos, A. Murroni

Research output: Chapter in Book/Report/Conference proceedingChapterAcademic

1 Downloads (Pure)

Abstract

This paper reviews recent developments of interleaved Successive Approximation Analog-to-Digital converters (SAR) in deep sub-micron CMOS technologies. The discussion covers design tradeoffs and degrees of freedom related to the impact of extensive interleaving with many SAR units on bandwidth, noise, linearity, and spurious performance. The impact of interleaving mismatches on representative broadband and multi-carrier narrowband signals is also discussed. Next, two examples are given demonstrating how interleaving with many ADCs can be transformed from a weakness to a strength. The first example concerns low spurious performance enabled by redundant SAR converters and randomization of their operation. The second example presents spectral sensing techniques.
Original languageEnglish
Title of host publicationAdvances in analog and RF IC design for wireless communication systems
EditorsG. Manganaro, D. Leenaerts
PublisherElsevier
Pages225-250
Number of pages320
ISBN (Print)978-012-398326-8
DOIs
Publication statusPublished - 2013

Fingerprint Dive into the research topics of 'Interleaving of successive-approximation register ADCs in deep sub-micron CMOS technology'. Together they form a unique fingerprint.

Cite this