Interleaved switching of parallel ZVS hysteresis current controlled inverters

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

7 Citations (Scopus)
94 Downloads (Pure)

Abstract

A robust self-interleaving mechanism for parallel hysteresis current controlled inverters is proposed, with sustained switching under all load conditions. A fast interleaving technique that can be applied for normal load conditions is combined with a self-interleaving mechanism, which ensures correct switching during voltage clamping operation. A minimum switching frequency and maximum duty cycle is guaranteed under all load conditions enabling the use of low-cost bootstrap circuits to drive the high-side switches. The interleaving approach results in reduced volume of the passive components and better dynamic response. The self-interleaving mechanism was analyzed using the state-plane method, extended to multiple parallel modules. Simulations were conducted to verify the combined operation of both methods and measurements were performed on a 3 kW prototype zero-voltage-switching inverter with a discrete hysteresis current controller.
Original languageEnglish
Title of host publicationProceedings of the 2010 International Power Electronics Conference (IPEC)
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages2822-2829
Number of pages8
ISBN (Electronic)978-1-4244-5393-1
ISBN (Print)978-1-4244-5394-8
DOIs
Publication statusPublished - 2010
Event2008 International Conference on Power Electronics Conference (IPEC 2010) - Sapporo, Japan
Duration: 21 Jun 201024 Jun 2010

Conference

Conference2008 International Conference on Power Electronics Conference (IPEC 2010)
Abbreviated titleIPEC 2010
CountryJapan
CitySapporo
Period21/06/1024/06/10

Fingerprint

Zero voltage switching
Hysteresis
Switching frequency
Dynamic response
Switches
Controllers
Networks (circuits)
Electric potential
Costs

Cite this

Schellekens, J. M., Duarte, J. L., Hendrix, M. A. M., & Huisman, H. (2010). Interleaved switching of parallel ZVS hysteresis current controlled inverters. In Proceedings of the 2010 International Power Electronics Conference (IPEC) (pp. 2822-2829). Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/IPEC.2010.5543891
Schellekens, J.M. ; Duarte, J.L. ; Hendrix, M.A.M. ; Huisman, H. / Interleaved switching of parallel ZVS hysteresis current controlled inverters. Proceedings of the 2010 International Power Electronics Conference (IPEC). Piscataway : Institute of Electrical and Electronics Engineers, 2010. pp. 2822-2829
@inproceedings{c5741d6a2ec5436da2dd44eaccb8a463,
title = "Interleaved switching of parallel ZVS hysteresis current controlled inverters",
abstract = "A robust self-interleaving mechanism for parallel hysteresis current controlled inverters is proposed, with sustained switching under all load conditions. A fast interleaving technique that can be applied for normal load conditions is combined with a self-interleaving mechanism, which ensures correct switching during voltage clamping operation. A minimum switching frequency and maximum duty cycle is guaranteed under all load conditions enabling the use of low-cost bootstrap circuits to drive the high-side switches. The interleaving approach results in reduced volume of the passive components and better dynamic response. The self-interleaving mechanism was analyzed using the state-plane method, extended to multiple parallel modules. Simulations were conducted to verify the combined operation of both methods and measurements were performed on a 3 kW prototype zero-voltage-switching inverter with a discrete hysteresis current controller.",
author = "J.M. Schellekens and J.L. Duarte and M.A.M. Hendrix and H. Huisman",
year = "2010",
doi = "10.1109/IPEC.2010.5543891",
language = "English",
isbn = "978-1-4244-5394-8",
pages = "2822--2829",
booktitle = "Proceedings of the 2010 International Power Electronics Conference (IPEC)",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

Schellekens, JM, Duarte, JL, Hendrix, MAM & Huisman, H 2010, Interleaved switching of parallel ZVS hysteresis current controlled inverters. in Proceedings of the 2010 International Power Electronics Conference (IPEC). Institute of Electrical and Electronics Engineers, Piscataway, pp. 2822-2829, 2008 International Conference on Power Electronics Conference (IPEC 2010), Sapporo, Japan, 21/06/10. https://doi.org/10.1109/IPEC.2010.5543891

Interleaved switching of parallel ZVS hysteresis current controlled inverters. / Schellekens, J.M.; Duarte, J.L.; Hendrix, M.A.M.; Huisman, H.

Proceedings of the 2010 International Power Electronics Conference (IPEC). Piscataway : Institute of Electrical and Electronics Engineers, 2010. p. 2822-2829.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - Interleaved switching of parallel ZVS hysteresis current controlled inverters

AU - Schellekens, J.M.

AU - Duarte, J.L.

AU - Hendrix, M.A.M.

AU - Huisman, H.

PY - 2010

Y1 - 2010

N2 - A robust self-interleaving mechanism for parallel hysteresis current controlled inverters is proposed, with sustained switching under all load conditions. A fast interleaving technique that can be applied for normal load conditions is combined with a self-interleaving mechanism, which ensures correct switching during voltage clamping operation. A minimum switching frequency and maximum duty cycle is guaranteed under all load conditions enabling the use of low-cost bootstrap circuits to drive the high-side switches. The interleaving approach results in reduced volume of the passive components and better dynamic response. The self-interleaving mechanism was analyzed using the state-plane method, extended to multiple parallel modules. Simulations were conducted to verify the combined operation of both methods and measurements were performed on a 3 kW prototype zero-voltage-switching inverter with a discrete hysteresis current controller.

AB - A robust self-interleaving mechanism for parallel hysteresis current controlled inverters is proposed, with sustained switching under all load conditions. A fast interleaving technique that can be applied for normal load conditions is combined with a self-interleaving mechanism, which ensures correct switching during voltage clamping operation. A minimum switching frequency and maximum duty cycle is guaranteed under all load conditions enabling the use of low-cost bootstrap circuits to drive the high-side switches. The interleaving approach results in reduced volume of the passive components and better dynamic response. The self-interleaving mechanism was analyzed using the state-plane method, extended to multiple parallel modules. Simulations were conducted to verify the combined operation of both methods and measurements were performed on a 3 kW prototype zero-voltage-switching inverter with a discrete hysteresis current controller.

U2 - 10.1109/IPEC.2010.5543891

DO - 10.1109/IPEC.2010.5543891

M3 - Conference contribution

SN - 978-1-4244-5394-8

SP - 2822

EP - 2829

BT - Proceedings of the 2010 International Power Electronics Conference (IPEC)

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

Schellekens JM, Duarte JL, Hendrix MAM, Huisman H. Interleaved switching of parallel ZVS hysteresis current controlled inverters. In Proceedings of the 2010 International Power Electronics Conference (IPEC). Piscataway: Institute of Electrical and Electronics Engineers. 2010. p. 2822-2829 https://doi.org/10.1109/IPEC.2010.5543891