Integrated test support features for multi-GHz DACs in 28nm CMOS

Patrick Quinn, G.I. Radulov, A.H.M. van Roermund

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

4 Downloads (Pure)

Abstract

This paper presents a 7GSps 6b current-steering DAC in 28nm CMOS for VLSI SoC embedding which includes on-chip memory and clock generation circuits for wafer-sort testing. Several linearization techniques are implemented to extend linearity to very high frequencies with levels of SFDR>50dB for signals up to 1GHz, while keeping the DAC footprint small - 0.035mm². Testing at full speed is facilitated by means of integrating a digital front-end BIST scheme in 0.048mm². It uses a 5kbit 8X TI data memory, based on circular shift registers to avoid signal-dependent disturbances. An integrated 7 GHz CML ring oscillator type clock generator, as well as a serial data interface, simplify and reduce the cost of testing the DAC at high-speed.
Original languageEnglish
Title of host publicationTVHSAC: IEEE International Workshop on Test and Validation of High Speed Analog Circuits Anaheim, CA, USA
Number of pages3
Publication statusPublished - 13 Sep 2013
EventTVHSAC: IEEE International Workshop on Test and Validation of High Speed Analog Circuits - Anaheim, United States
Duration: 8 Sep 201313 Sep 2013

Conference

ConferenceTVHSAC: IEEE International Workshop on Test and Validation of High Speed Analog Circuits
Country/TerritoryUnited States
CityAnaheim
Period8/09/1313/09/13

Fingerprint

Dive into the research topics of 'Integrated test support features for multi-GHz DACs in 28nm CMOS'. Together they form a unique fingerprint.

Cite this