High throughput, low set-up time reconfigurable linear feedback shift registers

R.J.M. Nas, C.H. Berkel, van

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

6 Citations (Scopus)
4 Downloads (Pure)

Abstract

This paper presents a hardware design for a scalable, high throughput, configurable LFSR. High throughput is achieved by producing L consecutive outputs per clock cycle with a clock cycle period that, for practical cases, increases only logarithmically with the block size L and the length of the register N. Flexibility is ensured by offering full reconfigurability of the generator polynomial within 1 clock cycle. At the heart of the design is a decomposition of the block-based state-update transition-matrix into two matrices, which enables an efficient implementation in terms of both latency and area. Potential target applications for this design include PN sequence generation in CDMA systems, BIST for VLSI circuits, CRC, encryption and error correction.
Original languageEnglish
Title of host publicationProceedings of the 2010 IEEE International Conference on Computer Design (ICCD 2010, Amsterdam, The Netherlands, October 3-6, 2010)
Place of PublicationLos Alamitos
PublisherIEEE Computer Society
Pages31-37
ISBN (Print)978-1-4244-8936-7
DOIs
Publication statusPublished - 2010

Fingerprint

Dive into the research topics of 'High throughput, low set-up time reconfigurable linear feedback shift registers'. Together they form a unique fingerprint.

Cite this