Hardware synthesis for reconfigurable heterogeneous pipelined accelerators.

L. Jozwiak, A.U. Douglas

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

9 Citations (Scopus)
139 Downloads (Pure)


This paper discusses a method of hardware synthesis for re-configurable heterogeneous pipelined accelerators and corresponding EDA-tool that we developed. To evaluate the method and tool, we performed experiments using several representative image and signal processing cases. The experiments showed that our tool is able to automatically construct an optimized hardware that favorably compares to the hardware constructed by skilled human designers, but the tool does it several orders of magnitude faster than a human designer.
Original languageEnglish
Title of host publicationFifth International Conference on Information Technology: New Generations, 2008. ITNG 2008, 7-9 April 2008, Las vegas, Nevada
Place of PublicationLos Alamitos
PublisherIEEE Computer Society
ISBN (Print)0-7695-3099-0
Publication statusPublished - 2008


Dive into the research topics of 'Hardware synthesis for reconfigurable heterogeneous pipelined accelerators.'. Together they form a unique fingerprint.

Cite this