FPGA based controller for large port count optical packet switches

We present an FPGA based label processor for in-band optical labels with a processing time independent of the number of label bits. This allows for implementing an optical packet switching architecture that scales to a large port count without compromising the latency. As proof-of-concept we have employed an FPGA board with 100 MHz clock to validate the operation of the label processor in a 160 Gb/s optical packet switching system. Experimental results show successful 3 label bits processing and 160 Gb/s packets switching with 1 dB power penalty and 470 ns of latency. Projections on the label processor performance by using more powerful FPGAs indicate that 60 label bits (260 optical addresses) can be processed within 31 ns. The low latency label processing technique can allow the implementation of intelligent systems for optimal routing of the packets in the optical domain.