Formal verification of unreliable failure detectors in partially synchronous systems

M. Atif, M.R. Mousavi, A.A.H. Osaiweran

    Research output: Book/ReportReportAcademic

    174 Downloads (Pure)


    In this paper, we formally verify four algorithms proposed in [M. Larrea, S. Arévalo and A. Fernández, Efficient Algorithms to Implement Unreliable Failure Detectors in Partially Synchronous Systems, 1999]. Each algorithm is specified formally as a network of timed automata and is verified with respect to completeness and accuracy properties. Using the model-checking tool UPPAAL, we detect and report the occurrences of deadlock (for all algorithms) between each pair of non-faulty nodes due to buffer overflow in communication channels with arbitrarily large buffers. We propose one solution for deadlock avoidance. Moreover, we use one of the algorithms studied in this paper as a measure to compare the effectiveness of three model-checking tools, namely, UPPAAL, mCRL2 and FDR2. We also show that all algorithms satisfy their completeness and accuracy properties if the required number of processes remain operational.
    Original languageEnglish
    Place of PublicationEindhoven
    PublisherTechnische Universiteit Eindhoven
    Number of pages21
    Publication statusPublished - 2011

    Publication series

    NameComputer science reports
    ISSN (Print)0926-4515


    Dive into the research topics of 'Formal verification of unreliable failure detectors in partially synchronous systems'. Together they form a unique fingerprint.

    Cite this