Formal deadlock verification for click circuits

F. Verbeek, S.J.C. Joosten, J. Schmaltz

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

4 Citations (Scopus)


Scalable formal verification constitutes an important challenge for the design of complicated asynchronous circuits. Deadlock freedom is a property that is desired but hard to verify. It is an emergent property that has to be verified monolithically. We propose to use Click, an existing library of asynchronous primitives, for verification. We present the automatic extraction of abstract SAT/SMT instances from circuits consisting of Click primitives. A theory is proven that opens the possibility of applying existing deadlock verification techniques for synchronous communication fabrics to asynchronous circuits.
Original languageEnglish
Title of host publication19th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2013, Santa Monica CA, USA, May 19-22, 2013)
PublisherIEEE Computer Society
ISBN (Print)978-1-4673-5956-6
Publication statusPublished - 2013
Externally publishedYes


Dive into the research topics of 'Formal deadlock verification for click circuits'. Together they form a unique fingerprint.

Cite this