Formal analysis of non-determinism in Verilog cell library simulation models

M. Raffelsieper, M.R. Mousavi, J.W. Roorda, C. Strolenberg, H. Zantema

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

6 Citations (Scopus)
3 Downloads (Pure)


Cell libraries often contain a simulation model in a system design language, such as Verilog. These languages usually involve non-determinism, which in turn, poses a challenge to their validation. Simulators often resolve such problems by using certain rules to make the specification deterministic. This however is not justified by the behavior of the hardware that is to be modeled. Hence, simulation might not be able to detect certain errors. In this paper we develop a technique to prove whether non-determinism does not affect the behavior of the simulation model, or whether there exists a situation in which the simulation model might produce different results. To make our technique efficient, we show that the global property of equal behavior for all possible evaluations is equivalent to checking only a certain local property.
Original languageEnglish
Title of host publicationFormal Methods for Industrial Critical Systems (14th International Workshop, FMICS 2009, Eindhoven, The Netherlands, November 2-3, 2009. Proceedings)
EditorsM. Alpuente, B. Cook, C. Joubert
Place of PublicationBerlin
ISBN (Print)978-3-642-04569-1
Publication statusPublished - 2009

Publication series

NameLecture Notes in Computer Science
ISSN (Print)0302-9743


Dive into the research topics of 'Formal analysis of non-determinism in Verilog cell library simulation models'. Together they form a unique fingerprint.

Cite this